projects / openwrt / staging / lynxis.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 78f4305) | patch
kernel: Fix data corruption on some mips devices.
authorRosen Penev <rosenp@gmail.com>
Fri, 27 Apr 2018 00:11:42 +0000 (17:11 -0700)
committerJohn Crispin <john@phrozen.org>
Fri, 27 Apr 2018 07:59:33 +0000 (09:59 +0200)
commit79126770868995faa8656f6687a88d385802e34b
tree9f343de92869e34bb889beaffa726227bd999a5btree | snapshot
parent78f4305933b9c88472d538ccf9e5fd4df675fa13commit | diff
kernel: Fix data corruption on some mips devices.

This is mainly a bug fix for multi-core MIPS systems where L1 caches besides the primary do not get flushed.

The most obvious problem is data corruption on SATA and USB devices where read requests are typically larger than the cacheline size.

This may also fix ar71xx systems that suffer from similar data corruption but I have not tested if it does.

Signed-off-by: Rosen Penev <rosenp@gmail.com>
target/linux/generic/pending-4.14/103-MIPS-c-r4k-fix-data-corruption-related-to-cache-coherence.patch [new file with mode: 0755] blob
lynxis staging tree