projects / openwrt / staging / dangole.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 80e4e22) | patch
mediatek: fix BPI-R3 wifi mac address
authorFelix Fietkau <nbd@nbd.name>
Tue, 9 Jan 2024 14:15:08 +0000 (15:15 +0100)
committerFelix Fietkau <nbd@nbd.name>
Tue, 9 Jan 2024 14:16:35 +0000 (15:16 +0100)
commit38bec08e87b69212daf34eac7b26d643a92d9353
tree989d5b64a5bc563a55eb5ae7a64f49a4a0a639cftree | snapshot
parent80e4e2285fdf4a7b19c84532deafe2d1e690ed30commit | diff
mediatek: fix BPI-R3 wifi mac address

Setting/clearing bits on the first byte of the mac address causes collisions
when using multiple SSIDs on both PHYs. Change the allocation to alter the
last byte instead.

Signed-off-by: Felix Fietkau <nbd@nbd.name>
target/linux/mediatek/filogic/base-files/etc/hotplug.d/ieee80211/11_fix_wifi_mac diff | blob | history
Staging tree of Daniel Golle