projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cca765f) | patch
ramips: fix clock skew
authorJohn Crispin <john@phrozen.org>
Thu, 29 Jun 2017 16:33:08 +0000 (18:33 +0200)
committerJohn Crispin <john@phrozen.org>
Thu, 29 Jun 2017 18:03:16 +0000 (20:03 +0200)
commitc05efda56aecea0f0f52a000a3ce271775b5fb24
tree3aec8e94e1db7d2b912383a303ee07e4089e0d2ctree | snapshot
parentcca765f64c5577b911f1a04a3cef60cf7a745d4bcommit | diff
ramips: fix clock skew

The MT7621 seems to have a power-on issue where one of the cores comes up
at a wrong speed. fix this by recalibrating the delay loop after all 4 cores
were powered up properly.

Signed-off-by: John Crispin <john@phrozen.org>
target/linux/ramips/patches-4.4/100-mt7621-core-detect-hack.patch diff | blob | history
target/linux/ramips/patches-4.4/101-mt7621-timer.patch [new file with mode: 0644] blob
John Crispins staging tree