projects / openwrt / staging / lynxis.git / blob
? search:


b8679be22d2ad3ec77120f4c42ffb0d4092e4886
[openwrt/staging/lynxis.git] / target / linux / mediatek / patches-4.14 / 0169-dt-bindings-pinctrl-add-bindings-for-MediaTek-MT7622.patch
1 From 4e4c2d695a5daf6dc55b8713af720ef15b52c0e7 Mon Sep 17 00:00:00 2001
2 From: Sean Wang <sean.wang@mediatek.com>
3 Date: Tue, 12 Dec 2017 14:24:18 +0800
4 Subject: [PATCH 169/224] dt-bindings: pinctrl: add bindings for MediaTek
5 MT7622 SoC
6
7 Add devicetree bindings for MediaTek MT7622 pinctrl driver.
8
9 Signed-off-by: Sean Wang <sean.wang@mediatek.com>
10 Reviewed-by: Biao Huang <biao.huang@mediatek.com>
11 Acked-by: Rob Herring <robh@kernel.org>
12 Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
13 ---
14 .../devicetree/bindings/pinctrl/pinctrl-mt7622.txt | 351 +++++++++++++++++++++
15 1 file changed, 351 insertions(+)
16 create mode 100644 Documentation/devicetree/bindings/pinctrl/pinctrl-mt7622.txt
17
18 diff --git a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt7622.txt b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt7622.txt
19 new file mode 100644
20 index 000000000000..f18ed99f6e14
21 --- /dev/null
22 +++ b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt7622.txt
23 @@ -0,0 +1,351 @@
24 +== MediaTek MT7622 pinctrl controller ==
25 +
26 +Required properties for the root node:
27 + - compatible: Should be one of the following
28 + "mediatek,mt7622-pinctrl" for MT7622 SoC
29 + - reg: offset and length of the pinctrl space
30 +
31 + - gpio-controller: Marks the device node as a GPIO controller.
32 + - #gpio-cells: Should be two. The first cell is the pin number and the
33 + second is the GPIO flags.
34 +
35 +Please refer to pinctrl-bindings.txt in this directory for details of the
36 +common pinctrl bindings used by client devices, including the meaning of the
37 +phrase "pin configuration node".
38 +
39 +MT7622 pin configuration nodes act as a container for an arbitrary number of
40 +subnodes. Each of these subnodes represents some desired configuration for a
41 +pin, a group, or a list of pins or groups. This configuration can include the
42 +mux function to select on those pin(s)/group(s), and various pin configuration
43 +parameters, such as pull-up, slew rate, etc.
44 +
45 +We support 2 types of configuration nodes. Those nodes can be either pinmux
46 +nodes or pinconf nodes. Each configuration node can consist of multiple nodes
47 +describing the pinmux and pinconf options.
48 +
49 +The name of each subnode doesn't matter as long as it is unique; all subnodes
50 +should be enumerated and processed purely based on their content.
51 +
52 +== pinmux nodes content ==
53 +
54 +The following generic properties as defined in pinctrl-bindings.txt are valid
55 +to specify in a pinmux subnode:
56 +
57 +Required properties are:
58 + - groups: An array of strings. Each string contains the name of a group.
59 + Valid values for these names are listed below.
60 + - function: A string containing the name of the function to mux to the
61 + group. Valid values for function names are listed below.
62 +
63 +== pinconf nodes content ==
64 +
65 +The following generic properties as defined in pinctrl-bindings.txt are valid
66 +to specify in a pinconf subnode:
67 +
68 +Required properties are:
69 + - pins: An array of strings. Each string contains the name of a pin.
70 + Valid values for these names are listed below.
71 + - groups: An array of strings. Each string contains the name of a group.
72 + Valid values for these names are listed below.
73 +
74 +Optional properies are:
75 + bias-disable, bias-pull, bias-pull-down, input-enable,
76 + input-schmitt-enable, input-schmitt-disable, output-enable
77 + output-low, output-high, drive-strength, slew-rate
78 +
79 + Valid arguments for 'slew-rate' are '0' for no slew rate controlled and '1' for
80 + slower slew rate respectively.
81 + Valid arguments for 'drive-strength', 4, 8, 12, or 16 in mA.
82 +
83 +The following specific properties as defined are valid to specify in a pinconf
84 +subnode:
85 +
86 +Optional properties are:
87 + - mediatek,tdsel: An integer describing the steps for output level shifter duty
88 + cycle when asserted (high pulse width adjustment). Valid arguments are from 0
89 + to 15.
90 + - mediatek,rdsel: An integer describing the steps for input level shifter duty
91 + cycle when asserted (high pulse width adjustment). Valid arguments are from 0
92 + to 63.
93 +
94 +== Valid values for pins, function and groups on MT7622 ==
95 +
96 +Valid values for pins are:
97 +pins can be referenced via the pin names as the below table shown and the
98 +related physical number is also put ahead of those names which helps cross
99 +references to pins between groups to know whether pins assignment conflict
100 +happens among devices try to acquire those available pins.
101 +
102 + Pin #: Valid values for pins
103 + -----------------------------
104 + PIN 0: "GPIO_A"
105 + PIN 1: "I2S1_IN"
106 + PIN 2: "I2S1_OUT"
107 + PIN 3: "I2S_BCLK"
108 + PIN 4: "I2S_WS"
109 + PIN 5: "I2S_MCLK"
110 + PIN 6: "TXD0"
111 + PIN 7: "RXD0"
112 + PIN 8: "SPI_WP"
113 + PIN 9: "SPI_HOLD"
114 + PIN 10: "SPI_CLK"
115 + PIN 11: "SPI_MOSI"
116 + PIN 12: "SPI_MISO"
117 + PIN 13: "SPI_CS"
118 + PIN 14: "I2C_SDA"
119 + PIN 15: "I2C_SCL"
120 + PIN 16: "I2S2_IN"
121 + PIN 17: "I2S3_IN"
122 + PIN 18: "I2S4_IN"
123 + PIN 19: "I2S2_OUT"
124 + PIN 20: "I2S3_OUT"
125 + PIN 21: "I2S4_OUT"
126 + PIN 22: "GPIO_B"
127 + PIN 23: "MDC"
128 + PIN 24: "MDIO"
129 + PIN 25: "G2_TXD0"
130 + PIN 26: "G2_TXD1"
131 + PIN 27: "G2_TXD2"
132 + PIN 28: "G2_TXD3"
133 + PIN 29: "G2_TXEN"
134 + PIN 30: "G2_TXC"
135 + PIN 31: "G2_RXD0"
136 + PIN 32: "G2_RXD1"
137 + PIN 33: "G2_RXD2"
138 + PIN 34: "G2_RXD3"
139 + PIN 35: "G2_RXDV"
140 + PIN 36: "G2_RXC"
141 + PIN 37: "NCEB"
142 + PIN 38: "NWEB"
143 + PIN 39: "NREB"
144 + PIN 40: "NDL4"
145 + PIN 41: "NDL5"
146 + PIN 42: "NDL6"
147 + PIN 43: "NDL7"
148 + PIN 44: "NRB"
149 + PIN 45: "NCLE"
150 + PIN 46: "NALE"
151 + PIN 47: "NDL0"
152 + PIN 48: "NDL1"
153 + PIN 49: "NDL2"
154 + PIN 50: "NDL3"
155 + PIN 51: "MDI_TP_P0"
156 + PIN 52: "MDI_TN_P0"
157 + PIN 53: "MDI_RP_P0"
158 + PIN 54: "MDI_RN_P0"
159 + PIN 55: "MDI_TP_P1"
160 + PIN 56: "MDI_TN_P1"
161 + PIN 57: "MDI_RP_P1"
162 + PIN 58: "MDI_RN_P1"
163 + PIN 59: "MDI_RP_P2"
164 + PIN 60: "MDI_RN_P2"
165 + PIN 61: "MDI_TP_P2"
166 + PIN 62: "MDI_TN_P2"
167 + PIN 63: "MDI_TP_P3"
168 + PIN 64: "MDI_TN_P3"
169 + PIN 65: "MDI_RP_P3"
170 + PIN 66: "MDI_RN_P3"
171 + PIN 67: "MDI_RP_P4"
172 + PIN 68: "MDI_RN_P4"
173 + PIN 69: "MDI_TP_P4"
174 + PIN 70: "MDI_TN_P4"
175 + PIN 71: "PMIC_SCL"
176 + PIN 72: "PMIC_SDA"
177 + PIN 73: "SPIC1_CLK"
178 + PIN 74: "SPIC1_MOSI"
179 + PIN 75: "SPIC1_MISO"
180 + PIN 76: "SPIC1_CS"
181 + PIN 77: "GPIO_D"
182 + PIN 78: "WATCHDOG"
183 + PIN 79: "RTS3_N"
184 + PIN 80: "CTS3_N"
185 + PIN 81: "TXD3"
186 + PIN 82: "RXD3"
187 + PIN 83: "PERST0_N"
188 + PIN 84: "PERST1_N"
189 + PIN 85: "WLED_N"
190 + PIN 86: "EPHY_LED0_N"
191 + PIN 87: "AUXIN0"
192 + PIN 88: "AUXIN1"
193 + PIN 89: "AUXIN2"
194 + PIN 90: "AUXIN3"
195 + PIN 91: "TXD4"
196 + PIN 92: "RXD4"
197 + PIN 93: "RTS4_N"
198 + PIN 94: "CST4_N"
199 + PIN 95: "PWM1"
200 + PIN 96: "PWM2"
201 + PIN 97: "PWM3"
202 + PIN 98: "PWM4"
203 + PIN 99: "PWM5"
204 + PIN 100: "PWM6"
205 + PIN 101: "PWM7"
206 + PIN 102: "GPIO_E"
207 +
208 +Valid values for function are:
209 + "emmc", "eth", "i2c", "i2s", "ir", "led", "flash", "pcie",
210 + "pmic", "pwm", "sd", "spi", "tdm", "uart", "watchdog"
211 +
212 +Valid values for groups are:
213 +additional data is put followingly with valid value allowing us to know which
214 +applicable function and which relevant pins (in pin#) are able applied for that
215 +group.
216 +
217 + Valid value function pins (in pin#)
218 + -------------------------------------------------------------------------
219 + "emmc" "emmc" 40, 41, 42, 43, 44, 45,
220 + 47, 48, 49, 50
221 + "emmc_rst" "emmc" 37
222 + "esw" "eth" 51, 52, 53, 54, 55, 56,
223 + 57, 58, 59, 60, 61, 62,
224 + 63, 64, 65, 66, 67, 68,
225 + 69, 70
226 + "esw_p0_p1" "eth" 51, 52, 53, 54, 55, 56,
227 + 57, 58
228 + "esw_p2_p3_p4" "eth" 59, 60, 61, 62, 63, 64,
229 + 65, 66, 67, 68, 69, 70
230 + "rgmii_via_esw" "eth" 59, 60, 61, 62, 63, 64,
231 + 65, 66, 67, 68, 69, 70
232 + "rgmii_via_gmac1" "eth" 59, 60, 61, 62, 63, 64,
233 + 65, 66, 67, 68, 69, 70
234 + "rgmii_via_gmac2" "eth" 25, 26, 27, 28, 29, 30,
235 + 31, 32, 33, 34, 35, 36
236 + "mdc_mdio" "eth" 23, 24
237 + "i2c0" "i2c" 14, 15
238 + "i2c1_0" "i2c" 55, 56
239 + "i2c1_1" "i2c" 73, 74
240 + "i2c1_2" "i2c" 87, 88
241 + "i2c2_0" "i2c" 57, 58
242 + "i2c2_1" "i2c" 75, 76
243 + "i2c2_2" "i2c" 89, 90
244 + "i2s_in_mclk_bclk_ws" "i2s" 3, 4, 5
245 + "i2s1_in_data" "i2s" 1
246 + "i2s2_in_data" "i2s" 16
247 + "i2s3_in_data" "i2s" 17
248 + "i2s4_in_data" "i2s" 18
249 + "i2s_out_mclk_bclk_ws" "i2s" 3, 4, 5
250 + "i2s1_out_data" "i2s" 2
251 + "i2s2_out_data" "i2s" 19
252 + "i2s3_out_data" "i2s" 20
253 + "i2s4_out_data" "i2s" 21
254 + "ir_0_tx" "ir" 16
255 + "ir_1_tx" "ir" 59
256 + "ir_2_tx" "ir" 99
257 + "ir_0_rx" "ir" 17
258 + "ir_1_rx" "ir" 60
259 + "ir_2_rx" "ir" 100
260 + "ephy_leds" "led" 86, 91, 92, 93, 94
261 + "ephy0_led" "led" 86
262 + "ephy1_led" "led" 91
263 + "ephy2_led" "led" 92
264 + "ephy3_led" "led" 93
265 + "ephy4_led" "led" 94
266 + "wled" "led" 85
267 + "par_nand" "flash" 37, 38, 39, 40, 41, 42,
268 + 43, 44, 45, 46, 47, 48,
269 + 49, 50
270 + "snfi" "flash" 8, 9, 10, 11, 12, 13
271 + "spi_nor" "flash" 8, 9, 10, 11, 12, 13
272 + "pcie0_0_waken" "pcie" 14
273 + "pcie0_1_waken" "pcie" 79
274 + "pcie1_0_waken" "pcie" 14
275 + "pcie0_0_clkreq" "pcie" 15
276 + "pcie0_1_clkreq" "pcie" 80
277 + "pcie1_0_clkreq" "pcie" 15
278 + "pcie0_pad_perst" "pcie" 83
279 + "pcie1_pad_perst" "pcie" 84
280 + "pmic_bus" "pmic" 71, 72
281 + "pwm_ch1_0" "pwm" 51
282 + "pwm_ch1_1" "pwm" 73
283 + "pwm_ch1_2" "pwm" 95
284 + "pwm_ch2_0" "pwm" 52
285 + "pwm_ch2_1" "pwm" 74
286 + "pwm_ch2_2" "pwm" 96
287 + "pwm_ch3_0" "pwm" 53
288 + "pwm_ch3_1" "pwm" 75
289 + "pwm_ch3_2" "pwm" 97
290 + "pwm_ch4_0" "pwm" 54
291 + "pwm_ch4_1" "pwm" 67
292 + "pwm_ch4_2" "pwm" 76
293 + "pwm_ch4_3" "pwm" 98
294 + "pwm_ch5_0" "pwm" 68
295 + "pwm_ch5_1" "pwm" 77
296 + "pwm_ch5_2" "pwm" 99
297 + "pwm_ch6_0" "pwm" 69
298 + "pwm_ch6_1" "pwm" 78
299 + "pwm_ch6_2" "pwm" 81
300 + "pwm_ch6_3" "pwm" 100
301 + "pwm_ch7_0" "pwm" 70
302 + "pwm_ch7_1" "pwm" 82
303 + "pwm_ch7_2" "pwm" 101
304 + "sd_0" "sd" 16, 17, 18, 19, 20, 21
305 + "sd_1" "sd" 25, 26, 27, 28, 29, 30
306 + "spic0_0" "spi" 63, 64, 65, 66
307 + "spic0_1" "spi" 79, 80, 81, 82
308 + "spic1_0" "spi" 67, 68, 69, 70
309 + "spic1_1" "spi" 73, 74, 75, 76
310 + "spic2_0_wp_hold" "spi" 8, 9
311 + "spic2_0" "spi" 10, 11, 12, 13
312 + "tdm_0_out_mclk_bclk_ws" "tdm" 8, 9, 10
313 + "tdm_0_in_mclk_bclk_ws" "tdm" 11, 12, 13
314 + "tdm_0_out_data" "tdm" 20
315 + "tdm_0_in_data" "tdm" 21
316 + "tdm_1_out_mclk_bclk_ws" "tdm" 57, 58, 59
317 + "tdm_1_in_mclk_bclk_ws" "tdm" 60, 61, 62
318 + "tdm_1_out_data" "tdm" 55
319 + "tdm_1_in_data" "tdm" 56
320 + "uart0_0_tx_rx" "uart" 6, 7
321 + "uart1_0_tx_rx" "uart" 55, 56
322 + "uart1_0_rts_cts" "uart" 57, 58
323 + "uart1_1_tx_rx" "uart" 73, 74
324 + "uart1_1_rts_cts" "uart" 75, 76
325 + "uart2_0_tx_rx" "uart" 3, 4
326 + "uart2_0_rts_cts" "uart" 1, 2
327 + "uart2_1_tx_rx" "uart" 51, 52
328 + "uart2_1_rts_cts" "uart" 53, 54
329 + "uart2_2_tx_rx" "uart" 59, 60
330 + "uart2_2_rts_cts" "uart" 61, 62
331 + "uart2_3_tx_rx" "uart" 95, 96
332 + "uart3_0_tx_rx" "uart" 57, 58
333 + "uart3_1_tx_rx" "uart" 81, 82
334 + "uart3_1_rts_cts" "uart" 79, 80
335 + "uart4_0_tx_rx" "uart" 61, 62
336 + "uart4_1_tx_rx" "uart" 91, 92
337 + "uart4_1_rts_cts" "uart" 93, 94
338 + "uart4_2_tx_rx" "uart" 97, 98
339 + "uart4_2_rts_cts" "uart" 95, 96
340 + "watchdog" "watchdog" 78
341 +
342 +Example:
343 +
344 + pio: pinctrl@10211000 {
345 + compatible = "mediatek,mt7622-pinctrl";
346 + reg = <0 0x10211000 0 0x1000>;
347 + gpio-controller;
348 + #gpio-cells = <2>;
349 +
350 + pinctrl_eth_default: eth-default {
351 + mux-mdio {
352 + groups = "mdc_mdio";
353 + function = "eth";
354 + drive-strength = <12>;
355 + };
356 +
357 + mux-gmac2 {
358 + groups = "gmac2";
359 + function = "eth";
360 + drive-strength = <12>;
361 + };
362 +
363 + mux-esw {
364 + groups = "esw";
365 + function = "eth";
366 + drive-strength = <8>;
367 + };
368 +
369 + conf-mdio {
370 + pins = "MDC";
371 + bias-pull-up;
372 + };
373 + };
374 + };
375 --
376 2.11.0
377
lynxis staging tree