projects / openwrt / staging / dedeckeh.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
ipq806x: fix Linksys EAX500 family devices dead Ethernet switch
[openwrt/staging/dedeckeh.git] / target / linux / ipq806x / patches-5.10 / 082-ipq8064-dtsi-tweaks.patch
1 --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
2 +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
3 @@ -20,7 +20,7 @@
4 #address-cells = <1>;
5 #size-cells = <0>;
6
7 - cpu@0 {
8 + cpu0: cpu@0 {
9 compatible = "qcom,krait";
10 enable-method = "qcom,kpss-acc-v1";
11 device_type = "cpu";
12 @@ -30,7 +30,7 @@
13 qcom,saw = <&saw0>;
14 };
15
16 - cpu@1 {
17 + cpu1: cpu@1 {
18 compatible = "qcom,krait";
19 enable-method = "qcom,kpss-acc-v1";
20 device_type = "cpu";
21 @@ -67,7 +67,7 @@
22 no-map;
23 };
24
25 - smem@41000000 {
26 + smem: smem@41000000 {
27 reg = <0x41000000 0x200000>;
28 no-map;
29 };
30 @@ -128,6 +128,7 @@
31 gpio-ranges = <&qcom_pinmux 0 0 69>;
32 #gpio-cells = <2>;
33 interrupt-controller;
34 + #address-cells = <0>;
35 #interrupt-cells = <2>;
36 interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
37
38 @@ -190,6 +192,7 @@
39 intc: interrupt-controller@2000000 {
40 compatible = "qcom,msm-qgic2";
41 interrupt-controller;
42 + #address-cells = <0>;
43 #interrupt-cells = <3>;
44 reg = <0x02000000 0x1000>,
45 <0x02002000 0x1000>;
46 @@ -219,21 +222,23 @@
47 acc0: clock-controller@2088000 {
48 compatible = "qcom,kpss-acc-v1";
49 reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
50 + clock-output-names = "acpu0_aux";
51 };
52
53 acc1: clock-controller@2098000 {
54 compatible = "qcom,kpss-acc-v1";
55 reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
56 + clock-output-names = "acpu1_aux";
57 };
58
59 saw0: regulator@2089000 {
60 - compatible = "qcom,saw2";
61 + compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
62 reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
63 regulator;
64 };
65
66 saw1: regulator@2099000 {
67 - compatible = "qcom,saw2";
68 + compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
69 reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
70 regulator;
71 };
72 @@ -251,7 +256,7 @@
73
74 syscon-tcsr = <&tcsr>;
75
76 - serial@12490000 {
77 + gsbi2_serial: serial@12490000 {
78 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
79 reg = <0x12490000 0x1000>,
80 <0x12480000 0x1000>;
81 @@ -261,7 +266,7 @@
82 status = "disabled";
83 };
84
85 - i2c@124a0000 {
86 + gsbi2_i2c: i2c@124a0000 {
87 compatible = "qcom,i2c-qup-v1.1.1";
88 reg = <0x124a0000 0x1000>;
89 interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
90 @@ -326,7 +331,7 @@
91
92 syscon-tcsr = <&tcsr>;
93
94 - serial@1a240000 {
95 + gsbi5_serial: serial@1a240000 {
96 compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
97 reg = <0x1a240000 0x1000>,
98 <0x1a200000 0x1000>;
99 @@ -397,7 +402,7 @@
100 status = "disabled";
101 };
102
103 - sata@29000000 {
104 + sata: sata@29000000 {
105 compatible = "qcom,ipq806x-ahci", "generic-ahci";
106 reg = <0x29000000 0x180>;
107
108 @@ -430,13 +435,35 @@
109 reg = <0x00700000 0x1000>;
110 #address-cells = <1>;
111 #size-cells = <1>;
112 +
113 + tsens_calib: calib@400 {
114 + reg = <0x400 0xb>;
115 + };
116 + tsens_backup: backup@410 {
117 + reg = <0x410 0xb>;
118 + };
119 + speedbin_efuse: speedbin@0c0 {
120 + reg = <0x0c0 0x4>;
121 + };
122 };
123
124 gcc: clock-controller@900000 {
125 - compatible = "qcom,gcc-ipq8064";
126 + compatible = "qcom,gcc-ipq8064", "syscon";
127 reg = <0x00900000 0x4000>;
128 #clock-cells = <1>;
129 #reset-cells = <1>;
130 + #power-domain-cells = <1>;
131 +
132 + tsens: thermal-sensor@900000 {
133 + compatible = "qcom,ipq8064-tsens";
134 +
135 + nvmem-cells = <&tsens_calib>, <&tsens_backup>;
136 + nvmem-cell-names = "calib", "calib_backup";
137 + interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;
138 + interrupt-names = "uplow";
139 + #thermal-sensor-cells = <1>;
140 + #qcom,sensors = <11>;
141 + };
142 };
143
144 tcsr: syscon@1a400000 {
145 @@ -622,7 +649,7 @@
146
147 gmac0: ethernet@37000000 {
148 device_type = "network";
149 - compatible = "qcom,ipq806x-gmac";
150 + compatible = "qcom,ipq806x-gmac", "snps,dwmac";
151 reg = <0x37000000 0x200000>;
152 interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
153 interrupt-names = "macirq";
154 @@ -645,7 +672,7 @@
155
156 gmac1: ethernet@37200000 {
157 device_type = "network";
158 - compatible = "qcom,ipq806x-gmac";
159 + compatible = "qcom,ipq806x-gmac", "snps,dwmac";
160 reg = <0x37200000 0x200000>;
161 interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
162 interrupt-names = "macirq";
163 @@ -668,7 +695,7 @@
164
165 gmac2: ethernet@37400000 {
166 device_type = "network";
167 - compatible = "qcom,ipq806x-gmac";
168 + compatible = "qcom,ipq806x-gmac", "snps,dwmac";
169 reg = <0x37400000 0x200000>;
170 interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
171 interrupt-names = "macirq";
172 @@ -691,7 +718,7 @@
173
174 gmac3: ethernet@37600000 {
175 device_type = "network";
176 - compatible = "qcom,ipq806x-gmac";
177 + compatible = "qcom,ipq806x-gmac", "snps,dwmac";
178 reg = <0x37600000 0x200000>;
179 interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
180 interrupt-names = "macirq";
181 @@ -740,13 +767,13 @@
182 qcom,ee = <0>;
183 };
184
185 - amba {
186 - compatible = "simple-bus";
187 + amba: amba {
188 + compatible = "arm,amba-bus";
189 #address-cells = <1>;
190 #size-cells = <1>;
191 ranges;
192
193 - sdcc@12400000 {
194 + sdcc1: sdcc@12400000 {
195 status = "disabled";
196 compatible = "arm,pl18x", "arm,primecell";
197 arm,primecell-periphid = <0x00051180>;
198 @@ -760,13 +787,12 @@
199 non-removable;
200 cap-sd-highspeed;
201 cap-mmc-highspeed;
202 - mmc-ddr-1_8v;
203 vmmc-supply = <&vsdcc_fixed>;
204 dmas = <&sdcc1bam 2>, <&sdcc1bam 1>;
205 dma-names = "tx", "rx";
206 };
207
208 - sdcc@12180000 {
209 + sdcc3: sdcc@12180000 {
210 compatible = "arm,pl18x", "arm,primecell";
211 arm,primecell-periphid = <0x00051180>;
212 status = "disabled";
Staging tree of dedeckeh