projects / openwrt / staging / blogic.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
netdev: pass the stuck queue to the timeout handler
[openwrt/staging/blogic.git] / drivers / net / ethernet / amd / pcnet32.c
1 /* pcnet32.c: An AMD PCnet32 ethernet driver for linux. */
2 /*
3 * Copyright 1996-1999 Thomas Bogendoerfer
4 *
5 * Derived from the lance driver written 1993,1994,1995 by Donald Becker.
6 *
7 * Copyright 1993 United States Government as represented by the
8 * Director, National Security Agency.
9 *
10 * This software may be used and distributed according to the terms
11 * of the GNU General Public License, incorporated herein by reference.
12 *
13 * This driver is for PCnet32 and PCnetPCI based ethercards
14 */
15 /**************************************************************************
16 * 23 Oct, 2000.
17 * Fixed a few bugs, related to running the controller in 32bit mode.
18 *
19 * Carsten Langgaard, carstenl@mips.com
20 * Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved.
21 *
22 *************************************************************************/
23
24 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
25
26 #define DRV_NAME "pcnet32"
27 #define DRV_VERSION "1.35"
28 #define DRV_RELDATE "21.Apr.2008"
29 #define PFX DRV_NAME ": "
30
31 static const char *const version =
32 DRV_NAME ".c:v" DRV_VERSION " " DRV_RELDATE " tsbogend@alpha.franken.de\n";
33
34 #include <linux/module.h>
35 #include <linux/kernel.h>
36 #include <linux/sched.h>
37 #include <linux/string.h>
38 #include <linux/errno.h>
39 #include <linux/ioport.h>
40 #include <linux/slab.h>
41 #include <linux/interrupt.h>
42 #include <linux/pci.h>
43 #include <linux/delay.h>
44 #include <linux/init.h>
45 #include <linux/ethtool.h>
46 #include <linux/mii.h>
47 #include <linux/crc32.h>
48 #include <linux/netdevice.h>
49 #include <linux/etherdevice.h>
50 #include <linux/if_ether.h>
51 #include <linux/skbuff.h>
52 #include <linux/spinlock.h>
53 #include <linux/moduleparam.h>
54 #include <linux/bitops.h>
55 #include <linux/io.h>
56 #include <linux/uaccess.h>
57
58 #include <asm/dma.h>
59 #include <asm/irq.h>
60
61 /*
62 * PCI device identifiers for "new style" Linux PCI Device Drivers
63 */
64 static const struct pci_device_id pcnet32_pci_tbl[] = {
65 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_LANCE_HOME), },
66 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_LANCE), },
67
68 /*
69 * Adapters that were sold with IBM's RS/6000 or pSeries hardware have
70 * the incorrect vendor id.
71 */
72 { PCI_DEVICE(PCI_VENDOR_ID_TRIDENT, PCI_DEVICE_ID_AMD_LANCE),
73 .class = (PCI_CLASS_NETWORK_ETHERNET << 8), .class_mask = 0xffff00, },
74
75 { } /* terminate list */
76 };
77
78 MODULE_DEVICE_TABLE(pci, pcnet32_pci_tbl);
79
80 static int cards_found;
81
82 /*
83 * VLB I/O addresses
84 */
85 static unsigned int pcnet32_portlist[] =
86 { 0x300, 0x320, 0x340, 0x360, 0 };
87
88 static int pcnet32_debug;
89 static int tx_start = 1; /* Mapping -- 0:20, 1:64, 2:128, 3:~220 (depends on chip vers) */
90 static int pcnet32vlb; /* check for VLB cards ? */
91
92 static struct net_device *pcnet32_dev;
93
94 static int max_interrupt_work = 2;
95 static int rx_copybreak = 200;
96
97 #define PCNET32_PORT_AUI 0x00
98 #define PCNET32_PORT_10BT 0x01
99 #define PCNET32_PORT_GPSI 0x02
100 #define PCNET32_PORT_MII 0x03
101
102 #define PCNET32_PORT_PORTSEL 0x03
103 #define PCNET32_PORT_ASEL 0x04
104 #define PCNET32_PORT_100 0x40
105 #define PCNET32_PORT_FD 0x80
106
107 #define PCNET32_DMA_MASK 0xffffffff
108
109 #define PCNET32_WATCHDOG_TIMEOUT (jiffies + (2 * HZ))
110 #define PCNET32_BLINK_TIMEOUT (jiffies + (HZ/4))
111
112 /*
113 * table to translate option values from tulip
114 * to internal options
115 */
116 static const unsigned char options_mapping[] = {
117 PCNET32_PORT_ASEL, /* 0 Auto-select */
118 PCNET32_PORT_AUI, /* 1 BNC/AUI */
119 PCNET32_PORT_AUI, /* 2 AUI/BNC */
120 PCNET32_PORT_ASEL, /* 3 not supported */
121 PCNET32_PORT_10BT | PCNET32_PORT_FD, /* 4 10baseT-FD */
122 PCNET32_PORT_ASEL, /* 5 not supported */
123 PCNET32_PORT_ASEL, /* 6 not supported */
124 PCNET32_PORT_ASEL, /* 7 not supported */
125 PCNET32_PORT_ASEL, /* 8 not supported */
126 PCNET32_PORT_MII, /* 9 MII 10baseT */
127 PCNET32_PORT_MII | PCNET32_PORT_FD, /* 10 MII 10baseT-FD */
128 PCNET32_PORT_MII, /* 11 MII (autosel) */
129 PCNET32_PORT_10BT, /* 12 10BaseT */
130 PCNET32_PORT_MII | PCNET32_PORT_100, /* 13 MII 100BaseTx */
131 /* 14 MII 100BaseTx-FD */
132 PCNET32_PORT_MII | PCNET32_PORT_100 | PCNET32_PORT_FD,
133 PCNET32_PORT_ASEL /* 15 not supported */
134 };
135
136 static const char pcnet32_gstrings_test[][ETH_GSTRING_LEN] = {
137 "Loopback test (offline)"
138 };
139
140 #define PCNET32_TEST_LEN ARRAY_SIZE(pcnet32_gstrings_test)
141
142 #define PCNET32_NUM_REGS 136
143
144 #define MAX_UNITS 8 /* More are supported, limit only on options */
145 static int options[MAX_UNITS];
146 static int full_duplex[MAX_UNITS];
147 static int homepna[MAX_UNITS];
148
149 /*
150 * Theory of Operation
151 *
152 * This driver uses the same software structure as the normal lance
153 * driver. So look for a verbose description in lance.c. The differences
154 * to the normal lance driver is the use of the 32bit mode of PCnet32
155 * and PCnetPCI chips. Because these chips are 32bit chips, there is no
156 * 16MB limitation and we don't need bounce buffers.
157 */
158
159 /*
160 * Set the number of Tx and Rx buffers, using Log_2(# buffers).
161 * Reasonable default values are 4 Tx buffers, and 16 Rx buffers.
162 * That translates to 2 (4 == 2^^2) and 4 (16 == 2^^4).
163 */
164 #ifndef PCNET32_LOG_TX_BUFFERS
165 #define PCNET32_LOG_TX_BUFFERS 4
166 #define PCNET32_LOG_RX_BUFFERS 5
167 #define PCNET32_LOG_MAX_TX_BUFFERS 9 /* 2^9 == 512 */
168 #define PCNET32_LOG_MAX_RX_BUFFERS 9
169 #endif
170
171 #define TX_RING_SIZE (1 << (PCNET32_LOG_TX_BUFFERS))
172 #define TX_MAX_RING_SIZE (1 << (PCNET32_LOG_MAX_TX_BUFFERS))
173
174 #define RX_RING_SIZE (1 << (PCNET32_LOG_RX_BUFFERS))
175 #define RX_MAX_RING_SIZE (1 << (PCNET32_LOG_MAX_RX_BUFFERS))
176
177 #define PKT_BUF_SKB 1544
178 /* actual buffer length after being aligned */
179 #define PKT_BUF_SIZE (PKT_BUF_SKB - NET_IP_ALIGN)
180 /* chip wants twos complement of the (aligned) buffer length */
181 #define NEG_BUF_SIZE (NET_IP_ALIGN - PKT_BUF_SKB)
182
183 /* Offsets from base I/O address. */
184 #define PCNET32_WIO_RDP 0x10
185 #define PCNET32_WIO_RAP 0x12
186 #define PCNET32_WIO_RESET 0x14
187 #define PCNET32_WIO_BDP 0x16
188
189 #define PCNET32_DWIO_RDP 0x10
190 #define PCNET32_DWIO_RAP 0x14
191 #define PCNET32_DWIO_RESET 0x18
192 #define PCNET32_DWIO_BDP 0x1C
193
194 #define PCNET32_TOTAL_SIZE 0x20
195
196 #define CSR0 0
197 #define CSR0_INIT 0x1
198 #define CSR0_START 0x2
199 #define CSR0_STOP 0x4
200 #define CSR0_TXPOLL 0x8
201 #define CSR0_INTEN 0x40
202 #define CSR0_IDON 0x0100
203 #define CSR0_NORMAL (CSR0_START | CSR0_INTEN)
204 #define PCNET32_INIT_LOW 1
205 #define PCNET32_INIT_HIGH 2
206 #define CSR3 3
207 #define CSR4 4
208 #define CSR5 5
209 #define CSR5_SUSPEND 0x0001
210 #define CSR15 15
211 #define PCNET32_MC_FILTER 8
212
213 #define PCNET32_79C970A 0x2621
214
215 /* The PCNET32 Rx and Tx ring descriptors. */
216 struct pcnet32_rx_head {
217 __le32 base;
218 __le16 buf_length; /* two`s complement of length */
219 __le16 status;
220 __le32 msg_length;
221 __le32 reserved;
222 };
223
224 struct pcnet32_tx_head {
225 __le32 base;
226 __le16 length; /* two`s complement of length */
227 __le16 status;
228 __le32 misc;
229 __le32 reserved;
230 };
231
232 /* The PCNET32 32-Bit initialization block, described in databook. */
233 struct pcnet32_init_block {
234 __le16 mode;
235 __le16 tlen_rlen;
236 u8 phys_addr[6];
237 __le16 reserved;
238 __le32 filter[2];
239 /* Receive and transmit ring base, along with extra bits. */
240 __le32 rx_ring;
241 __le32 tx_ring;
242 };
243
244 /* PCnet32 access functions */
245 struct pcnet32_access {
246 u16 (*read_csr) (unsigned long, int);
247 void (*write_csr) (unsigned long, int, u16);
248 u16 (*read_bcr) (unsigned long, int);
249 void (*write_bcr) (unsigned long, int, u16);
250 u16 (*read_rap) (unsigned long);
251 void (*write_rap) (unsigned long, u16);
252 void (*reset) (unsigned long);
253 };
254
255 /*
256 * The first field of pcnet32_private is read by the ethernet device
257 * so the structure should be allocated using pci_alloc_consistent().
258 */
259 struct pcnet32_private {
260 struct pcnet32_init_block *init_block;
261 /* The Tx and Rx ring entries must be aligned on 16-byte boundaries in 32bit mode. */
262 struct pcnet32_rx_head *rx_ring;
263 struct pcnet32_tx_head *tx_ring;
264 dma_addr_t init_dma_addr;/* DMA address of beginning of the init block,
265 returned by pci_alloc_consistent */
266 struct pci_dev *pci_dev;
267 const char *name;
268 /* The saved address of a sent-in-place packet/buffer, for skfree(). */
269 struct sk_buff **tx_skbuff;
270 struct sk_buff **rx_skbuff;
271 dma_addr_t *tx_dma_addr;
272 dma_addr_t *rx_dma_addr;
273 const struct pcnet32_access *a;
274 spinlock_t lock; /* Guard lock */
275 unsigned int cur_rx, cur_tx; /* The next free ring entry */
276 unsigned int rx_ring_size; /* current rx ring size */
277 unsigned int tx_ring_size; /* current tx ring size */
278 unsigned int rx_mod_mask; /* rx ring modular mask */
279 unsigned int tx_mod_mask; /* tx ring modular mask */
280 unsigned short rx_len_bits;
281 unsigned short tx_len_bits;
282 dma_addr_t rx_ring_dma_addr;
283 dma_addr_t tx_ring_dma_addr;
284 unsigned int dirty_rx, /* ring entries to be freed. */
285 dirty_tx;
286
287 struct net_device *dev;
288 struct napi_struct napi;
289 char tx_full;
290 char phycount; /* number of phys found */
291 int options;
292 unsigned int shared_irq:1, /* shared irq possible */
293 dxsuflo:1, /* disable transmit stop on uflo */
294 mii:1, /* mii port available */
295 autoneg:1, /* autoneg enabled */
296 port_tp:1, /* port set to TP */
297 fdx:1; /* full duplex enabled */
298 struct net_device *next;
299 struct mii_if_info mii_if;
300 struct timer_list watchdog_timer;
301 u32 msg_enable; /* debug message level */
302
303 /* each bit indicates an available PHY */
304 u32 phymask;
305 unsigned short chip_version; /* which variant this is */
306
307 /* saved registers during ethtool blink */
308 u16 save_regs[4];
309 };
310
311 static int pcnet32_probe_pci(struct pci_dev *, const struct pci_device_id *);
312 static int pcnet32_probe1(unsigned long, int, struct pci_dev *);
313 static int pcnet32_open(struct net_device *);
314 static int pcnet32_init_ring(struct net_device *);
315 static netdev_tx_t pcnet32_start_xmit(struct sk_buff *,
316 struct net_device *);
317 static void pcnet32_tx_timeout(struct net_device *dev, unsigned int txqueue);
318 static irqreturn_t pcnet32_interrupt(int, void *);
319 static int pcnet32_close(struct net_device *);
320 static struct net_device_stats *pcnet32_get_stats(struct net_device *);
321 static void pcnet32_load_multicast(struct net_device *dev);
322 static void pcnet32_set_multicast_list(struct net_device *);
323 static int pcnet32_ioctl(struct net_device *, struct ifreq *, int);
324 static void pcnet32_watchdog(struct timer_list *);
325 static int mdio_read(struct net_device *dev, int phy_id, int reg_num);
326 static void mdio_write(struct net_device *dev, int phy_id, int reg_num,
327 int val);
328 static void pcnet32_restart(struct net_device *dev, unsigned int csr0_bits);
329 static void pcnet32_ethtool_test(struct net_device *dev,
330 struct ethtool_test *eth_test, u64 * data);
331 static int pcnet32_loopback_test(struct net_device *dev, uint64_t * data1);
332 static int pcnet32_get_regs_len(struct net_device *dev);
333 static void pcnet32_get_regs(struct net_device *dev, struct ethtool_regs *regs,
334 void *ptr);
335 static void pcnet32_purge_tx_ring(struct net_device *dev);
336 static int pcnet32_alloc_ring(struct net_device *dev, const char *name);
337 static void pcnet32_free_ring(struct net_device *dev);
338 static void pcnet32_check_media(struct net_device *dev, int verbose);
339
340 static u16 pcnet32_wio_read_csr(unsigned long addr, int index)
341 {
342 outw(index, addr + PCNET32_WIO_RAP);
343 return inw(addr + PCNET32_WIO_RDP);
344 }
345
346 static void pcnet32_wio_write_csr(unsigned long addr, int index, u16 val)
347 {
348 outw(index, addr + PCNET32_WIO_RAP);
349 outw(val, addr + PCNET32_WIO_RDP);
350 }
351
352 static u16 pcnet32_wio_read_bcr(unsigned long addr, int index)
353 {
354 outw(index, addr + PCNET32_WIO_RAP);
355 return inw(addr + PCNET32_WIO_BDP);
356 }
357
358 static void pcnet32_wio_write_bcr(unsigned long addr, int index, u16 val)
359 {
360 outw(index, addr + PCNET32_WIO_RAP);
361 outw(val, addr + PCNET32_WIO_BDP);
362 }
363
364 static u16 pcnet32_wio_read_rap(unsigned long addr)
365 {
366 return inw(addr + PCNET32_WIO_RAP);
367 }
368
369 static void pcnet32_wio_write_rap(unsigned long addr, u16 val)
370 {
371 outw(val, addr + PCNET32_WIO_RAP);
372 }
373
374 static void pcnet32_wio_reset(unsigned long addr)
375 {
376 inw(addr + PCNET32_WIO_RESET);
377 }
378
379 static int pcnet32_wio_check(unsigned long addr)
380 {
381 outw(88, addr + PCNET32_WIO_RAP);
382 return inw(addr + PCNET32_WIO_RAP) == 88;
383 }
384
385 static const struct pcnet32_access pcnet32_wio = {
386 .read_csr = pcnet32_wio_read_csr,
387 .write_csr = pcnet32_wio_write_csr,
388 .read_bcr = pcnet32_wio_read_bcr,
389 .write_bcr = pcnet32_wio_write_bcr,
390 .read_rap = pcnet32_wio_read_rap,
391 .write_rap = pcnet32_wio_write_rap,
392 .reset = pcnet32_wio_reset
393 };
394
395 static u16 pcnet32_dwio_read_csr(unsigned long addr, int index)
396 {
397 outl(index, addr + PCNET32_DWIO_RAP);
398 return inl(addr + PCNET32_DWIO_RDP) & 0xffff;
399 }
400
401 static void pcnet32_dwio_write_csr(unsigned long addr, int index, u16 val)
402 {
403 outl(index, addr + PCNET32_DWIO_RAP);
404 outl(val, addr + PCNET32_DWIO_RDP);
405 }
406
407 static u16 pcnet32_dwio_read_bcr(unsigned long addr, int index)
408 {
409 outl(index, addr + PCNET32_DWIO_RAP);
410 return inl(addr + PCNET32_DWIO_BDP) & 0xffff;
411 }
412
413 static void pcnet32_dwio_write_bcr(unsigned long addr, int index, u16 val)
414 {
415 outl(index, addr + PCNET32_DWIO_RAP);
416 outl(val, addr + PCNET32_DWIO_BDP);
417 }
418
419 static u16 pcnet32_dwio_read_rap(unsigned long addr)
420 {
421 return inl(addr + PCNET32_DWIO_RAP) & 0xffff;
422 }
423
424 static void pcnet32_dwio_write_rap(unsigned long addr, u16 val)
425 {
426 outl(val, addr + PCNET32_DWIO_RAP);
427 }
428
429 static void pcnet32_dwio_reset(unsigned long addr)
430 {
431 inl(addr + PCNET32_DWIO_RESET);
432 }
433
434 static int pcnet32_dwio_check(unsigned long addr)
435 {
436 outl(88, addr + PCNET32_DWIO_RAP);
437 return (inl(addr + PCNET32_DWIO_RAP) & 0xffff) == 88;
438 }
439
440 static const struct pcnet32_access pcnet32_dwio = {
441 .read_csr = pcnet32_dwio_read_csr,
442 .write_csr = pcnet32_dwio_write_csr,
443 .read_bcr = pcnet32_dwio_read_bcr,
444 .write_bcr = pcnet32_dwio_write_bcr,
445 .read_rap = pcnet32_dwio_read_rap,
446 .write_rap = pcnet32_dwio_write_rap,
447 .reset = pcnet32_dwio_reset
448 };
449
450 static void pcnet32_netif_stop(struct net_device *dev)
451 {
452 struct pcnet32_private *lp = netdev_priv(dev);
453
454 netif_trans_update(dev); /* prevent tx timeout */
455 napi_disable(&lp->napi);
456 netif_tx_disable(dev);
457 }
458
459 static void pcnet32_netif_start(struct net_device *dev)
460 {
461 struct pcnet32_private *lp = netdev_priv(dev);
462 ulong ioaddr = dev->base_addr;
463 u16 val;
464
465 netif_wake_queue(dev);
466 val = lp->a->read_csr(ioaddr, CSR3);
467 val &= 0x00ff;
468 lp->a->write_csr(ioaddr, CSR3, val);
469 napi_enable(&lp->napi);
470 }
471
472 /*
473 * Allocate space for the new sized tx ring.
474 * Free old resources
475 * Save new resources.
476 * Any failure keeps old resources.
477 * Must be called with lp->lock held.
478 */
479 static void pcnet32_realloc_tx_ring(struct net_device *dev,
480 struct pcnet32_private *lp,
481 unsigned int size)
482 {
483 dma_addr_t new_ring_dma_addr;
484 dma_addr_t *new_dma_addr_list;
485 struct pcnet32_tx_head *new_tx_ring;
486 struct sk_buff **new_skb_list;
487 unsigned int entries = BIT(size);
488
489 pcnet32_purge_tx_ring(dev);
490
491 new_tx_ring =
492 pci_zalloc_consistent(lp->pci_dev,
493 sizeof(struct pcnet32_tx_head) * entries,
494 &new_ring_dma_addr);
495 if (new_tx_ring == NULL)
496 return;
497
498 new_dma_addr_list = kcalloc(entries, sizeof(dma_addr_t), GFP_ATOMIC);
499 if (!new_dma_addr_list)
500 goto free_new_tx_ring;
501
502 new_skb_list = kcalloc(entries, sizeof(struct sk_buff *), GFP_ATOMIC);
503 if (!new_skb_list)
504 goto free_new_lists;
505
506 kfree(lp->tx_skbuff);
507 kfree(lp->tx_dma_addr);
508 pci_free_consistent(lp->pci_dev,
509 sizeof(struct pcnet32_tx_head) * lp->tx_ring_size,
510 lp->tx_ring, lp->tx_ring_dma_addr);
511
512 lp->tx_ring_size = entries;
513 lp->tx_mod_mask = lp->tx_ring_size - 1;
514 lp->tx_len_bits = (size << 12);
515 lp->tx_ring = new_tx_ring;
516 lp->tx_ring_dma_addr = new_ring_dma_addr;
517 lp->tx_dma_addr = new_dma_addr_list;
518 lp->tx_skbuff = new_skb_list;
519 return;
520
521 free_new_lists:
522 kfree(new_dma_addr_list);
523 free_new_tx_ring:
524 pci_free_consistent(lp->pci_dev,
525 sizeof(struct pcnet32_tx_head) * entries,
526 new_tx_ring,
527 new_ring_dma_addr);
528 }
529
530 /*
531 * Allocate space for the new sized rx ring.
532 * Re-use old receive buffers.
533 * alloc extra buffers
534 * free unneeded buffers
535 * free unneeded buffers
536 * Save new resources.
537 * Any failure keeps old resources.
538 * Must be called with lp->lock held.
539 */
540 static void pcnet32_realloc_rx_ring(struct net_device *dev,
541 struct pcnet32_private *lp,
542 unsigned int size)
543 {
544 dma_addr_t new_ring_dma_addr;
545 dma_addr_t *new_dma_addr_list;
546 struct pcnet32_rx_head *new_rx_ring;
547 struct sk_buff **new_skb_list;
548 int new, overlap;
549 unsigned int entries = BIT(size);
550
551 new_rx_ring =
552 pci_zalloc_consistent(lp->pci_dev,
553 sizeof(struct pcnet32_rx_head) * entries,
554 &new_ring_dma_addr);
555 if (new_rx_ring == NULL)
556 return;
557
558 new_dma_addr_list = kcalloc(entries, sizeof(dma_addr_t), GFP_ATOMIC);
559 if (!new_dma_addr_list)
560 goto free_new_rx_ring;
561
562 new_skb_list = kcalloc(entries, sizeof(struct sk_buff *), GFP_ATOMIC);
563 if (!new_skb_list)
564 goto free_new_lists;
565
566 /* first copy the current receive buffers */
567 overlap = min(entries, lp->rx_ring_size);
568 for (new = 0; new < overlap; new++) {
569 new_rx_ring[new] = lp->rx_ring[new];
570 new_dma_addr_list[new] = lp->rx_dma_addr[new];
571 new_skb_list[new] = lp->rx_skbuff[new];
572 }
573 /* now allocate any new buffers needed */
574 for (; new < entries; new++) {
575 struct sk_buff *rx_skbuff;
576 new_skb_list[new] = netdev_alloc_skb(dev, PKT_BUF_SKB);
577 rx_skbuff = new_skb_list[new];
578 if (!rx_skbuff) {
579 /* keep the original lists and buffers */
580 netif_err(lp, drv, dev, "%s netdev_alloc_skb failed\n",
581 __func__);
582 goto free_all_new;
583 }
584 skb_reserve(rx_skbuff, NET_IP_ALIGN);
585
586 new_dma_addr_list[new] =
587 pci_map_single(lp->pci_dev, rx_skbuff->data,
588 PKT_BUF_SIZE, PCI_DMA_FROMDEVICE);
589 if (pci_dma_mapping_error(lp->pci_dev,
590 new_dma_addr_list[new])) {
591 netif_err(lp, drv, dev, "%s dma mapping failed\n",
592 __func__);
593 dev_kfree_skb(new_skb_list[new]);
594 goto free_all_new;
595 }
596 new_rx_ring[new].base = cpu_to_le32(new_dma_addr_list[new]);
597 new_rx_ring[new].buf_length = cpu_to_le16(NEG_BUF_SIZE);
598 new_rx_ring[new].status = cpu_to_le16(0x8000);
599 }
600 /* and free any unneeded buffers */
601 for (; new < lp->rx_ring_size; new++) {
602 if (lp->rx_skbuff[new]) {
603 if (!pci_dma_mapping_error(lp->pci_dev,
604 lp->rx_dma_addr[new]))
605 pci_unmap_single(lp->pci_dev,
606 lp->rx_dma_addr[new],
607 PKT_BUF_SIZE,
608 PCI_DMA_FROMDEVICE);
609 dev_kfree_skb(lp->rx_skbuff[new]);
610 }
611 }
612
613 kfree(lp->rx_skbuff);
614 kfree(lp->rx_dma_addr);
615 pci_free_consistent(lp->pci_dev,
616 sizeof(struct pcnet32_rx_head) *
617 lp->rx_ring_size, lp->rx_ring,
618 lp->rx_ring_dma_addr);
619
620 lp->rx_ring_size = entries;
621 lp->rx_mod_mask = lp->rx_ring_size - 1;
622 lp->rx_len_bits = (size << 4);
623 lp->rx_ring = new_rx_ring;
624 lp->rx_ring_dma_addr = new_ring_dma_addr;
625 lp->rx_dma_addr = new_dma_addr_list;
626 lp->rx_skbuff = new_skb_list;
627 return;
628
629 free_all_new:
630 while (--new >= lp->rx_ring_size) {
631 if (new_skb_list[new]) {
632 if (!pci_dma_mapping_error(lp->pci_dev,
633 new_dma_addr_list[new]))
634 pci_unmap_single(lp->pci_dev,
635 new_dma_addr_list[new],
636 PKT_BUF_SIZE,
637 PCI_DMA_FROMDEVICE);
638 dev_kfree_skb(new_skb_list[new]);
639 }
640 }
641 kfree(new_skb_list);
642 free_new_lists:
643 kfree(new_dma_addr_list);
644 free_new_rx_ring:
645 pci_free_consistent(lp->pci_dev,
646 sizeof(struct pcnet32_rx_head) * entries,
647 new_rx_ring,
648 new_ring_dma_addr);
649 }
650
651 static void pcnet32_purge_rx_ring(struct net_device *dev)
652 {
653 struct pcnet32_private *lp = netdev_priv(dev);
654 int i;
655
656 /* free all allocated skbuffs */
657 for (i = 0; i < lp->rx_ring_size; i++) {
658 lp->rx_ring[i].status = 0; /* CPU owns buffer */
659 wmb(); /* Make sure adapter sees owner change */
660 if (lp->rx_skbuff[i]) {
661 if (!pci_dma_mapping_error(lp->pci_dev,
662 lp->rx_dma_addr[i]))
663 pci_unmap_single(lp->pci_dev,
664 lp->rx_dma_addr[i],
665 PKT_BUF_SIZE,
666 PCI_DMA_FROMDEVICE);
667 dev_kfree_skb_any(lp->rx_skbuff[i]);
668 }
669 lp->rx_skbuff[i] = NULL;
670 lp->rx_dma_addr[i] = 0;
671 }
672 }
673
674 #ifdef CONFIG_NET_POLL_CONTROLLER
675 static void pcnet32_poll_controller(struct net_device *dev)
676 {
677 disable_irq(dev->irq);
678 pcnet32_interrupt(0, dev);
679 enable_irq(dev->irq);
680 }
681 #endif
682
683 /*
684 * lp->lock must be held.
685 */
686 static int pcnet32_suspend(struct net_device *dev, unsigned long *flags,
687 int can_sleep)
688 {
689 int csr5;
690 struct pcnet32_private *lp = netdev_priv(dev);
691 const struct pcnet32_access *a = lp->a;
692 ulong ioaddr = dev->base_addr;
693 int ticks;
694
695 /* really old chips have to be stopped. */
696 if (lp->chip_version < PCNET32_79C970A)
697 return 0;
698
699 /* set SUSPEND (SPND) - CSR5 bit 0 */
700 csr5 = a->read_csr(ioaddr, CSR5);
701 a->write_csr(ioaddr, CSR5, csr5 | CSR5_SUSPEND);
702
703 /* poll waiting for bit to be set */
704 ticks = 0;
705 while (!(a->read_csr(ioaddr, CSR5) & CSR5_SUSPEND)) {
706 spin_unlock_irqrestore(&lp->lock, *flags);
707 if (can_sleep)
708 msleep(1);
709 else
710 mdelay(1);
711 spin_lock_irqsave(&lp->lock, *flags);
712 ticks++;
713 if (ticks > 200) {
714 netif_printk(lp, hw, KERN_DEBUG, dev,
715 "Error getting into suspend!\n");
716 return 0;
717 }
718 }
719 return 1;
720 }
721
722 static void pcnet32_clr_suspend(struct pcnet32_private *lp, ulong ioaddr)
723 {
724 int csr5 = lp->a->read_csr(ioaddr, CSR5);
725 /* clear SUSPEND (SPND) - CSR5 bit 0 */
726 lp->a->write_csr(ioaddr, CSR5, csr5 & ~CSR5_SUSPEND);
727 }
728
729 static int pcnet32_get_link_ksettings(struct net_device *dev,
730 struct ethtool_link_ksettings *cmd)
731 {
732 struct pcnet32_private *lp = netdev_priv(dev);
733 unsigned long flags;
734
735 spin_lock_irqsave(&lp->lock, flags);
736 if (lp->mii) {
737 mii_ethtool_get_link_ksettings(&lp->mii_if, cmd);
738 } else if (lp->chip_version == PCNET32_79C970A) {
739 if (lp->autoneg) {
740 cmd->base.autoneg = AUTONEG_ENABLE;
741 if (lp->a->read_bcr(dev->base_addr, 4) == 0xc0)
742 cmd->base.port = PORT_AUI;
743 else
744 cmd->base.port = PORT_TP;
745 } else {
746 cmd->base.autoneg = AUTONEG_DISABLE;
747 cmd->base.port = lp->port_tp ? PORT_TP : PORT_AUI;
748 }
749 cmd->base.duplex = lp->fdx ? DUPLEX_FULL : DUPLEX_HALF;
750 cmd->base.speed = SPEED_10;
751 ethtool_convert_legacy_u32_to_link_mode(
752 cmd->link_modes.supported,
753 SUPPORTED_TP | SUPPORTED_AUI);
754 }
755 spin_unlock_irqrestore(&lp->lock, flags);
756 return 0;
757 }
758
759 static int pcnet32_set_link_ksettings(struct net_device *dev,
760 const struct ethtool_link_ksettings *cmd)
761 {
762 struct pcnet32_private *lp = netdev_priv(dev);
763 ulong ioaddr = dev->base_addr;
764 unsigned long flags;
765 int r = -EOPNOTSUPP;
766 int suspended, bcr2, bcr9, csr15;
767
768 spin_lock_irqsave(&lp->lock, flags);
769 if (lp->mii) {
770 r = mii_ethtool_set_link_ksettings(&lp->mii_if, cmd);
771 } else if (lp->chip_version == PCNET32_79C970A) {
772 suspended = pcnet32_suspend(dev, &flags, 0);
773 if (!suspended)
774 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
775
776 lp->autoneg = cmd->base.autoneg == AUTONEG_ENABLE;
777 bcr2 = lp->a->read_bcr(ioaddr, 2);
778 if (cmd->base.autoneg == AUTONEG_ENABLE) {
779 lp->a->write_bcr(ioaddr, 2, bcr2 | 0x0002);
780 } else {
781 lp->a->write_bcr(ioaddr, 2, bcr2 & ~0x0002);
782
783 lp->port_tp = cmd->base.port == PORT_TP;
784 csr15 = lp->a->read_csr(ioaddr, CSR15) & ~0x0180;
785 if (cmd->base.port == PORT_TP)
786 csr15 |= 0x0080;
787 lp->a->write_csr(ioaddr, CSR15, csr15);
788 lp->init_block->mode = cpu_to_le16(csr15);
789
790 lp->fdx = cmd->base.duplex == DUPLEX_FULL;
791 bcr9 = lp->a->read_bcr(ioaddr, 9) & ~0x0003;
792 if (cmd->base.duplex == DUPLEX_FULL)
793 bcr9 |= 0x0003;
794 lp->a->write_bcr(ioaddr, 9, bcr9);
795 }
796 if (suspended)
797 pcnet32_clr_suspend(lp, ioaddr);
798 else if (netif_running(dev))
799 pcnet32_restart(dev, CSR0_NORMAL);
800 r = 0;
801 }
802 spin_unlock_irqrestore(&lp->lock, flags);
803 return r;
804 }
805
806 static void pcnet32_get_drvinfo(struct net_device *dev,
807 struct ethtool_drvinfo *info)
808 {
809 struct pcnet32_private *lp = netdev_priv(dev);
810
811 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
812 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
813 if (lp->pci_dev)
814 strlcpy(info->bus_info, pci_name(lp->pci_dev),
815 sizeof(info->bus_info));
816 else
817 snprintf(info->bus_info, sizeof(info->bus_info),
818 "VLB 0x%lx", dev->base_addr);
819 }
820
821 static u32 pcnet32_get_link(struct net_device *dev)
822 {
823 struct pcnet32_private *lp = netdev_priv(dev);
824 unsigned long flags;
825 int r;
826
827 spin_lock_irqsave(&lp->lock, flags);
828 if (lp->mii) {
829 r = mii_link_ok(&lp->mii_if);
830 } else if (lp->chip_version == PCNET32_79C970A) {
831 ulong ioaddr = dev->base_addr; /* card base I/O address */
832 /* only read link if port is set to TP */
833 if (!lp->autoneg && lp->port_tp)
834 r = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
835 else /* link always up for AUI port or port auto select */
836 r = 1;
837 } else if (lp->chip_version > PCNET32_79C970A) {
838 ulong ioaddr = dev->base_addr; /* card base I/O address */
839 r = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
840 } else { /* can not detect link on really old chips */
841 r = 1;
842 }
843 spin_unlock_irqrestore(&lp->lock, flags);
844
845 return r;
846 }
847
848 static u32 pcnet32_get_msglevel(struct net_device *dev)
849 {
850 struct pcnet32_private *lp = netdev_priv(dev);
851 return lp->msg_enable;
852 }
853
854 static void pcnet32_set_msglevel(struct net_device *dev, u32 value)
855 {
856 struct pcnet32_private *lp = netdev_priv(dev);
857 lp->msg_enable = value;
858 }
859
860 static int pcnet32_nway_reset(struct net_device *dev)
861 {
862 struct pcnet32_private *lp = netdev_priv(dev);
863 unsigned long flags;
864 int r = -EOPNOTSUPP;
865
866 if (lp->mii) {
867 spin_lock_irqsave(&lp->lock, flags);
868 r = mii_nway_restart(&lp->mii_if);
869 spin_unlock_irqrestore(&lp->lock, flags);
870 }
871 return r;
872 }
873
874 static void pcnet32_get_ringparam(struct net_device *dev,
875 struct ethtool_ringparam *ering)
876 {
877 struct pcnet32_private *lp = netdev_priv(dev);
878
879 ering->tx_max_pending = TX_MAX_RING_SIZE;
880 ering->tx_pending = lp->tx_ring_size;
881 ering->rx_max_pending = RX_MAX_RING_SIZE;
882 ering->rx_pending = lp->rx_ring_size;
883 }
884
885 static int pcnet32_set_ringparam(struct net_device *dev,
886 struct ethtool_ringparam *ering)
887 {
888 struct pcnet32_private *lp = netdev_priv(dev);
889 unsigned long flags;
890 unsigned int size;
891 ulong ioaddr = dev->base_addr;
892 int i;
893
894 if (ering->rx_mini_pending || ering->rx_jumbo_pending)
895 return -EINVAL;
896
897 if (netif_running(dev))
898 pcnet32_netif_stop(dev);
899
900 spin_lock_irqsave(&lp->lock, flags);
901 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* stop the chip */
902
903 size = min(ering->tx_pending, (unsigned int)TX_MAX_RING_SIZE);
904
905 /* set the minimum ring size to 4, to allow the loopback test to work
906 * unchanged.
907 */
908 for (i = 2; i <= PCNET32_LOG_MAX_TX_BUFFERS; i++) {
909 if (size <= (1 << i))
910 break;
911 }
912 if ((1 << i) != lp->tx_ring_size)
913 pcnet32_realloc_tx_ring(dev, lp, i);
914
915 size = min(ering->rx_pending, (unsigned int)RX_MAX_RING_SIZE);
916 for (i = 2; i <= PCNET32_LOG_MAX_RX_BUFFERS; i++) {
917 if (size <= (1 << i))
918 break;
919 }
920 if ((1 << i) != lp->rx_ring_size)
921 pcnet32_realloc_rx_ring(dev, lp, i);
922
923 lp->napi.weight = lp->rx_ring_size / 2;
924
925 if (netif_running(dev)) {
926 pcnet32_netif_start(dev);
927 pcnet32_restart(dev, CSR0_NORMAL);
928 }
929
930 spin_unlock_irqrestore(&lp->lock, flags);
931
932 netif_info(lp, drv, dev, "Ring Param Settings: RX: %d, TX: %d\n",
933 lp->rx_ring_size, lp->tx_ring_size);
934
935 return 0;
936 }
937
938 static void pcnet32_get_strings(struct net_device *dev, u32 stringset,
939 u8 *data)
940 {
941 memcpy(data, pcnet32_gstrings_test, sizeof(pcnet32_gstrings_test));
942 }
943
944 static int pcnet32_get_sset_count(struct net_device *dev, int sset)
945 {
946 switch (sset) {
947 case ETH_SS_TEST:
948 return PCNET32_TEST_LEN;
949 default:
950 return -EOPNOTSUPP;
951 }
952 }
953
954 static void pcnet32_ethtool_test(struct net_device *dev,
955 struct ethtool_test *test, u64 * data)
956 {
957 struct pcnet32_private *lp = netdev_priv(dev);
958 int rc;
959
960 if (test->flags == ETH_TEST_FL_OFFLINE) {
961 rc = pcnet32_loopback_test(dev, data);
962 if (rc) {
963 netif_printk(lp, hw, KERN_DEBUG, dev,
964 "Loopback test failed\n");
965 test->flags |= ETH_TEST_FL_FAILED;
966 } else
967 netif_printk(lp, hw, KERN_DEBUG, dev,
968 "Loopback test passed\n");
969 } else
970 netif_printk(lp, hw, KERN_DEBUG, dev,
971 "No tests to run (specify 'Offline' on ethtool)\n");
972 } /* end pcnet32_ethtool_test */
973
974 static int pcnet32_loopback_test(struct net_device *dev, uint64_t * data1)
975 {
976 struct pcnet32_private *lp = netdev_priv(dev);
977 const struct pcnet32_access *a = lp->a; /* access to registers */
978 ulong ioaddr = dev->base_addr; /* card base I/O address */
979 struct sk_buff *skb; /* sk buff */
980 int x, i; /* counters */
981 int numbuffs = 4; /* number of TX/RX buffers and descs */
982 u16 status = 0x8300; /* TX ring status */
983 __le16 teststatus; /* test of ring status */
984 int rc; /* return code */
985 int size; /* size of packets */
986 unsigned char *packet; /* source packet data */
987 static const int data_len = 60; /* length of source packets */
988 unsigned long flags;
989 unsigned long ticks;
990
991 rc = 1; /* default to fail */
992
993 if (netif_running(dev))
994 pcnet32_netif_stop(dev);
995
996 spin_lock_irqsave(&lp->lock, flags);
997 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* stop the chip */
998
999 numbuffs = min(numbuffs, (int)min(lp->rx_ring_size, lp->tx_ring_size));
1000
1001 /* Reset the PCNET32 */
1002 lp->a->reset(ioaddr);
1003 lp->a->write_csr(ioaddr, CSR4, 0x0915); /* auto tx pad */
1004
1005 /* switch pcnet32 to 32bit mode */
1006 lp->a->write_bcr(ioaddr, 20, 2);
1007
1008 /* purge & init rings but don't actually restart */
1009 pcnet32_restart(dev, 0x0000);
1010
1011 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */
1012
1013 /* Initialize Transmit buffers. */
1014 size = data_len + 15;
1015 for (x = 0; x < numbuffs; x++) {
1016 skb = netdev_alloc_skb(dev, size);
1017 if (!skb) {
1018 netif_printk(lp, hw, KERN_DEBUG, dev,
1019 "Cannot allocate skb at line: %d!\n",
1020 __LINE__);
1021 goto clean_up;
1022 }
1023 packet = skb->data;
1024 skb_put(skb, size); /* create space for data */
1025 lp->tx_skbuff[x] = skb;
1026 lp->tx_ring[x].length = cpu_to_le16(-skb->len);
1027 lp->tx_ring[x].misc = 0;
1028
1029 /* put DA and SA into the skb */
1030 for (i = 0; i < 6; i++)
1031 *packet++ = dev->dev_addr[i];
1032 for (i = 0; i < 6; i++)
1033 *packet++ = dev->dev_addr[i];
1034 /* type */
1035 *packet++ = 0x08;
1036 *packet++ = 0x06;
1037 /* packet number */
1038 *packet++ = x;
1039 /* fill packet with data */
1040 for (i = 0; i < data_len; i++)
1041 *packet++ = i;
1042
1043 lp->tx_dma_addr[x] =
1044 pci_map_single(lp->pci_dev, skb->data, skb->len,
1045 PCI_DMA_TODEVICE);
1046 if (pci_dma_mapping_error(lp->pci_dev, lp->tx_dma_addr[x])) {
1047 netif_printk(lp, hw, KERN_DEBUG, dev,
1048 "DMA mapping error at line: %d!\n",
1049 __LINE__);
1050 goto clean_up;
1051 }
1052 lp->tx_ring[x].base = cpu_to_le32(lp->tx_dma_addr[x]);
1053 wmb(); /* Make sure owner changes after all others are visible */
1054 lp->tx_ring[x].status = cpu_to_le16(status);
1055 }
1056
1057 x = a->read_bcr(ioaddr, 32); /* set internal loopback in BCR32 */
1058 a->write_bcr(ioaddr, 32, x | 0x0002);
1059
1060 /* set int loopback in CSR15 */
1061 x = a->read_csr(ioaddr, CSR15) & 0xfffc;
1062 lp->a->write_csr(ioaddr, CSR15, x | 0x0044);
1063
1064 teststatus = cpu_to_le16(0x8000);
1065 lp->a->write_csr(ioaddr, CSR0, CSR0_START); /* Set STRT bit */
1066
1067 /* Check status of descriptors */
1068 for (x = 0; x < numbuffs; x++) {
1069 ticks = 0;
1070 rmb();
1071 while ((lp->rx_ring[x].status & teststatus) && (ticks < 200)) {
1072 spin_unlock_irqrestore(&lp->lock, flags);
1073 msleep(1);
1074 spin_lock_irqsave(&lp->lock, flags);
1075 rmb();
1076 ticks++;
1077 }
1078 if (ticks == 200) {
1079 netif_err(lp, hw, dev, "Desc %d failed to reset!\n", x);
1080 break;
1081 }
1082 }
1083
1084 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */
1085 wmb();
1086 if (netif_msg_hw(lp) && netif_msg_pktdata(lp)) {
1087 netdev_printk(KERN_DEBUG, dev, "RX loopback packets:\n");
1088
1089 for (x = 0; x < numbuffs; x++) {
1090 netdev_printk(KERN_DEBUG, dev, "Packet %d: ", x);
1091 skb = lp->rx_skbuff[x];
1092 for (i = 0; i < size; i++)
1093 pr_cont(" %02x", *(skb->data + i));
1094 pr_cont("\n");
1095 }
1096 }
1097
1098 x = 0;
1099 rc = 0;
1100 while (x < numbuffs && !rc) {
1101 skb = lp->rx_skbuff[x];
1102 packet = lp->tx_skbuff[x]->data;
1103 for (i = 0; i < size; i++) {
1104 if (*(skb->data + i) != packet[i]) {
1105 netif_printk(lp, hw, KERN_DEBUG, dev,
1106 "Error in compare! %2x - %02x %02x\n",
1107 i, *(skb->data + i), packet[i]);
1108 rc = 1;
1109 break;
1110 }
1111 }
1112 x++;
1113 }
1114
1115 clean_up:
1116 *data1 = rc;
1117 pcnet32_purge_tx_ring(dev);
1118
1119 x = a->read_csr(ioaddr, CSR15);
1120 a->write_csr(ioaddr, CSR15, (x & ~0x0044)); /* reset bits 6 and 2 */
1121
1122 x = a->read_bcr(ioaddr, 32); /* reset internal loopback */
1123 a->write_bcr(ioaddr, 32, (x & ~0x0002));
1124
1125 if (netif_running(dev)) {
1126 pcnet32_netif_start(dev);
1127 pcnet32_restart(dev, CSR0_NORMAL);
1128 } else {
1129 pcnet32_purge_rx_ring(dev);
1130 lp->a->write_bcr(ioaddr, 20, 4); /* return to 16bit mode */
1131 }
1132 spin_unlock_irqrestore(&lp->lock, flags);
1133
1134 return rc;
1135 } /* end pcnet32_loopback_test */
1136
1137 static int pcnet32_set_phys_id(struct net_device *dev,
1138 enum ethtool_phys_id_state state)
1139 {
1140 struct pcnet32_private *lp = netdev_priv(dev);
1141 const struct pcnet32_access *a = lp->a;
1142 ulong ioaddr = dev->base_addr;
1143 unsigned long flags;
1144 int i;
1145
1146 switch (state) {
1147 case ETHTOOL_ID_ACTIVE:
1148 /* Save the current value of the bcrs */
1149 spin_lock_irqsave(&lp->lock, flags);
1150 for (i = 4; i < 8; i++)
1151 lp->save_regs[i - 4] = a->read_bcr(ioaddr, i);
1152 spin_unlock_irqrestore(&lp->lock, flags);
1153 return 2; /* cycle on/off twice per second */
1154
1155 case ETHTOOL_ID_ON:
1156 case ETHTOOL_ID_OFF:
1157 /* Blink the led */
1158 spin_lock_irqsave(&lp->lock, flags);
1159 for (i = 4; i < 8; i++)
1160 a->write_bcr(ioaddr, i, a->read_bcr(ioaddr, i) ^ 0x4000);
1161 spin_unlock_irqrestore(&lp->lock, flags);
1162 break;
1163
1164 case ETHTOOL_ID_INACTIVE:
1165 /* Restore the original value of the bcrs */
1166 spin_lock_irqsave(&lp->lock, flags);
1167 for (i = 4; i < 8; i++)
1168 a->write_bcr(ioaddr, i, lp->save_regs[i - 4]);
1169 spin_unlock_irqrestore(&lp->lock, flags);
1170 }
1171 return 0;
1172 }
1173
1174 /*
1175 * process one receive descriptor entry
1176 */
1177
1178 static void pcnet32_rx_entry(struct net_device *dev,
1179 struct pcnet32_private *lp,
1180 struct pcnet32_rx_head *rxp,
1181 int entry)
1182 {
1183 int status = (short)le16_to_cpu(rxp->status) >> 8;
1184 int rx_in_place = 0;
1185 struct sk_buff *skb;
1186 short pkt_len;
1187
1188 if (status != 0x03) { /* There was an error. */
1189 /*
1190 * There is a tricky error noted by John Murphy,
1191 * <murf@perftech.com> to Russ Nelson: Even with full-sized
1192 * buffers it's possible for a jabber packet to use two
1193 * buffers, with only the last correctly noting the error.
1194 */
1195 if (status & 0x01) /* Only count a general error at the */
1196 dev->stats.rx_errors++; /* end of a packet. */
1197 if (status & 0x20)
1198 dev->stats.rx_frame_errors++;
1199 if (status & 0x10)
1200 dev->stats.rx_over_errors++;
1201 if (status & 0x08)
1202 dev->stats.rx_crc_errors++;
1203 if (status & 0x04)
1204 dev->stats.rx_fifo_errors++;
1205 return;
1206 }
1207
1208 pkt_len = (le32_to_cpu(rxp->msg_length) & 0xfff) - 4;
1209
1210 /* Discard oversize frames. */
1211 if (unlikely(pkt_len > PKT_BUF_SIZE)) {
1212 netif_err(lp, drv, dev, "Impossible packet size %d!\n",
1213 pkt_len);
1214 dev->stats.rx_errors++;
1215 return;
1216 }
1217 if (pkt_len < 60) {
1218 netif_err(lp, rx_err, dev, "Runt packet!\n");
1219 dev->stats.rx_errors++;
1220 return;
1221 }
1222
1223 if (pkt_len > rx_copybreak) {
1224 struct sk_buff *newskb;
1225 dma_addr_t new_dma_addr;
1226
1227 newskb = netdev_alloc_skb(dev, PKT_BUF_SKB);
1228 /*
1229 * map the new buffer, if mapping fails, drop the packet and
1230 * reuse the old buffer
1231 */
1232 if (newskb) {
1233 skb_reserve(newskb, NET_IP_ALIGN);
1234 new_dma_addr = pci_map_single(lp->pci_dev,
1235 newskb->data,
1236 PKT_BUF_SIZE,
1237 PCI_DMA_FROMDEVICE);
1238 if (pci_dma_mapping_error(lp->pci_dev, new_dma_addr)) {
1239 netif_err(lp, rx_err, dev,
1240 "DMA mapping error.\n");
1241 dev_kfree_skb(newskb);
1242 skb = NULL;
1243 } else {
1244 skb = lp->rx_skbuff[entry];
1245 pci_unmap_single(lp->pci_dev,
1246 lp->rx_dma_addr[entry],
1247 PKT_BUF_SIZE,
1248 PCI_DMA_FROMDEVICE);
1249 skb_put(skb, pkt_len);
1250 lp->rx_skbuff[entry] = newskb;
1251 lp->rx_dma_addr[entry] = new_dma_addr;
1252 rxp->base = cpu_to_le32(new_dma_addr);
1253 rx_in_place = 1;
1254 }
1255 } else
1256 skb = NULL;
1257 } else
1258 skb = netdev_alloc_skb(dev, pkt_len + NET_IP_ALIGN);
1259
1260 if (skb == NULL) {
1261 dev->stats.rx_dropped++;
1262 return;
1263 }
1264 if (!rx_in_place) {
1265 skb_reserve(skb, NET_IP_ALIGN);
1266 skb_put(skb, pkt_len); /* Make room */
1267 pci_dma_sync_single_for_cpu(lp->pci_dev,
1268 lp->rx_dma_addr[entry],
1269 pkt_len,
1270 PCI_DMA_FROMDEVICE);
1271 skb_copy_to_linear_data(skb,
1272 (unsigned char *)(lp->rx_skbuff[entry]->data),
1273 pkt_len);
1274 pci_dma_sync_single_for_device(lp->pci_dev,
1275 lp->rx_dma_addr[entry],
1276 pkt_len,
1277 PCI_DMA_FROMDEVICE);
1278 }
1279 dev->stats.rx_bytes += skb->len;
1280 skb->protocol = eth_type_trans(skb, dev);
1281 netif_receive_skb(skb);
1282 dev->stats.rx_packets++;
1283 }
1284
1285 static int pcnet32_rx(struct net_device *dev, int budget)
1286 {
1287 struct pcnet32_private *lp = netdev_priv(dev);
1288 int entry = lp->cur_rx & lp->rx_mod_mask;
1289 struct pcnet32_rx_head *rxp = &lp->rx_ring[entry];
1290 int npackets = 0;
1291
1292 /* If we own the next entry, it's a new packet. Send it up. */
1293 while (npackets < budget && (short)le16_to_cpu(rxp->status) >= 0) {
1294 pcnet32_rx_entry(dev, lp, rxp, entry);
1295 npackets += 1;
1296 /*
1297 * The docs say that the buffer length isn't touched, but Andrew
1298 * Boyd of QNX reports that some revs of the 79C965 clear it.
1299 */
1300 rxp->buf_length = cpu_to_le16(NEG_BUF_SIZE);
1301 wmb(); /* Make sure owner changes after others are visible */
1302 rxp->status = cpu_to_le16(0x8000);
1303 entry = (++lp->cur_rx) & lp->rx_mod_mask;
1304 rxp = &lp->rx_ring[entry];
1305 }
1306
1307 return npackets;
1308 }
1309
1310 static int pcnet32_tx(struct net_device *dev)
1311 {
1312 struct pcnet32_private *lp = netdev_priv(dev);
1313 unsigned int dirty_tx = lp->dirty_tx;
1314 int delta;
1315 int must_restart = 0;
1316
1317 while (dirty_tx != lp->cur_tx) {
1318 int entry = dirty_tx & lp->tx_mod_mask;
1319 int status = (short)le16_to_cpu(lp->tx_ring[entry].status);
1320
1321 if (status < 0)
1322 break; /* It still hasn't been Txed */
1323
1324 lp->tx_ring[entry].base = 0;
1325
1326 if (status & 0x4000) {
1327 /* There was a major error, log it. */
1328 int err_status = le32_to_cpu(lp->tx_ring[entry].misc);
1329 dev->stats.tx_errors++;
1330 netif_err(lp, tx_err, dev,
1331 "Tx error status=%04x err_status=%08x\n",
1332 status, err_status);
1333 if (err_status & 0x04000000)
1334 dev->stats.tx_aborted_errors++;
1335 if (err_status & 0x08000000)
1336 dev->stats.tx_carrier_errors++;
1337 if (err_status & 0x10000000)
1338 dev->stats.tx_window_errors++;
1339 #ifndef DO_DXSUFLO
1340 if (err_status & 0x40000000) {
1341 dev->stats.tx_fifo_errors++;
1342 /* Ackk! On FIFO errors the Tx unit is turned off! */
1343 /* Remove this verbosity later! */
1344 netif_err(lp, tx_err, dev, "Tx FIFO error!\n");
1345 must_restart = 1;
1346 }
1347 #else
1348 if (err_status & 0x40000000) {
1349 dev->stats.tx_fifo_errors++;
1350 if (!lp->dxsuflo) { /* If controller doesn't recover ... */
1351 /* Ackk! On FIFO errors the Tx unit is turned off! */
1352 /* Remove this verbosity later! */
1353 netif_err(lp, tx_err, dev, "Tx FIFO error!\n");
1354 must_restart = 1;
1355 }
1356 }
1357 #endif
1358 } else {
1359 if (status & 0x1800)
1360 dev->stats.collisions++;
1361 dev->stats.tx_packets++;
1362 }
1363
1364 /* We must free the original skb */
1365 if (lp->tx_skbuff[entry]) {
1366 pci_unmap_single(lp->pci_dev,
1367 lp->tx_dma_addr[entry],
1368 lp->tx_skbuff[entry]->
1369 len, PCI_DMA_TODEVICE);
1370 dev_kfree_skb_any(lp->tx_skbuff[entry]);
1371 lp->tx_skbuff[entry] = NULL;
1372 lp->tx_dma_addr[entry] = 0;
1373 }
1374 dirty_tx++;
1375 }
1376
1377 delta = (lp->cur_tx - dirty_tx) & (lp->tx_mod_mask + lp->tx_ring_size);
1378 if (delta > lp->tx_ring_size) {
1379 netif_err(lp, drv, dev, "out-of-sync dirty pointer, %d vs. %d, full=%d\n",
1380 dirty_tx, lp->cur_tx, lp->tx_full);
1381 dirty_tx += lp->tx_ring_size;
1382 delta -= lp->tx_ring_size;
1383 }
1384
1385 if (lp->tx_full &&
1386 netif_queue_stopped(dev) &&
1387 delta < lp->tx_ring_size - 2) {
1388 /* The ring is no longer full, clear tbusy. */
1389 lp->tx_full = 0;
1390 netif_wake_queue(dev);
1391 }
1392 lp->dirty_tx = dirty_tx;
1393
1394 return must_restart;
1395 }
1396
1397 static int pcnet32_poll(struct napi_struct *napi, int budget)
1398 {
1399 struct pcnet32_private *lp = container_of(napi, struct pcnet32_private, napi);
1400 struct net_device *dev = lp->dev;
1401 unsigned long ioaddr = dev->base_addr;
1402 unsigned long flags;
1403 int work_done;
1404 u16 val;
1405
1406 work_done = pcnet32_rx(dev, budget);
1407
1408 spin_lock_irqsave(&lp->lock, flags);
1409 if (pcnet32_tx(dev)) {
1410 /* reset the chip to clear the error condition, then restart */
1411 lp->a->reset(ioaddr);
1412 lp->a->write_csr(ioaddr, CSR4, 0x0915); /* auto tx pad */
1413 pcnet32_restart(dev, CSR0_START);
1414 netif_wake_queue(dev);
1415 }
1416
1417 if (work_done < budget && napi_complete_done(napi, work_done)) {
1418 /* clear interrupt masks */
1419 val = lp->a->read_csr(ioaddr, CSR3);
1420 val &= 0x00ff;
1421 lp->a->write_csr(ioaddr, CSR3, val);
1422
1423 /* Set interrupt enable. */
1424 lp->a->write_csr(ioaddr, CSR0, CSR0_INTEN);
1425 }
1426
1427 spin_unlock_irqrestore(&lp->lock, flags);
1428 return work_done;
1429 }
1430
1431 #define PCNET32_REGS_PER_PHY 32
1432 #define PCNET32_MAX_PHYS 32
1433 static int pcnet32_get_regs_len(struct net_device *dev)
1434 {
1435 struct pcnet32_private *lp = netdev_priv(dev);
1436 int j = lp->phycount * PCNET32_REGS_PER_PHY;
1437
1438 return (PCNET32_NUM_REGS + j) * sizeof(u16);
1439 }
1440
1441 static void pcnet32_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1442 void *ptr)
1443 {
1444 int i, csr0;
1445 u16 *buff = ptr;
1446 struct pcnet32_private *lp = netdev_priv(dev);
1447 const struct pcnet32_access *a = lp->a;
1448 ulong ioaddr = dev->base_addr;
1449 unsigned long flags;
1450
1451 spin_lock_irqsave(&lp->lock, flags);
1452
1453 csr0 = a->read_csr(ioaddr, CSR0);
1454 if (!(csr0 & CSR0_STOP)) /* If not stopped */
1455 pcnet32_suspend(dev, &flags, 1);
1456
1457 /* read address PROM */
1458 for (i = 0; i < 16; i += 2)
1459 *buff++ = inw(ioaddr + i);
1460
1461 /* read control and status registers */
1462 for (i = 0; i < 90; i++)
1463 *buff++ = a->read_csr(ioaddr, i);
1464
1465 *buff++ = a->read_csr(ioaddr, 112);
1466 *buff++ = a->read_csr(ioaddr, 114);
1467
1468 /* read bus configuration registers */
1469 for (i = 0; i < 30; i++)
1470 *buff++ = a->read_bcr(ioaddr, i);
1471
1472 *buff++ = 0; /* skip bcr30 so as not to hang 79C976 */
1473
1474 for (i = 31; i < 36; i++)
1475 *buff++ = a->read_bcr(ioaddr, i);
1476
1477 /* read mii phy registers */
1478 if (lp->mii) {
1479 int j;
1480 for (j = 0; j < PCNET32_MAX_PHYS; j++) {
1481 if (lp->phymask & (1 << j)) {
1482 for (i = 0; i < PCNET32_REGS_PER_PHY; i++) {
1483 lp->a->write_bcr(ioaddr, 33,
1484 (j << 5) | i);
1485 *buff++ = lp->a->read_bcr(ioaddr, 34);
1486 }
1487 }
1488 }
1489 }
1490
1491 if (!(csr0 & CSR0_STOP)) /* If not stopped */
1492 pcnet32_clr_suspend(lp, ioaddr);
1493
1494 spin_unlock_irqrestore(&lp->lock, flags);
1495 }
1496
1497 static const struct ethtool_ops pcnet32_ethtool_ops = {
1498 .get_drvinfo = pcnet32_get_drvinfo,
1499 .get_msglevel = pcnet32_get_msglevel,
1500 .set_msglevel = pcnet32_set_msglevel,
1501 .nway_reset = pcnet32_nway_reset,
1502 .get_link = pcnet32_get_link,
1503 .get_ringparam = pcnet32_get_ringparam,
1504 .set_ringparam = pcnet32_set_ringparam,
1505 .get_strings = pcnet32_get_strings,
1506 .self_test = pcnet32_ethtool_test,
1507 .set_phys_id = pcnet32_set_phys_id,
1508 .get_regs_len = pcnet32_get_regs_len,
1509 .get_regs = pcnet32_get_regs,
1510 .get_sset_count = pcnet32_get_sset_count,
1511 .get_link_ksettings = pcnet32_get_link_ksettings,
1512 .set_link_ksettings = pcnet32_set_link_ksettings,
1513 };
1514
1515 /* only probes for non-PCI devices, the rest are handled by
1516 * pci_register_driver via pcnet32_probe_pci */
1517
1518 static void pcnet32_probe_vlbus(unsigned int *pcnet32_portlist)
1519 {
1520 unsigned int *port, ioaddr;
1521
1522 /* search for PCnet32 VLB cards at known addresses */
1523 for (port = pcnet32_portlist; (ioaddr = *port); port++) {
1524 if (request_region
1525 (ioaddr, PCNET32_TOTAL_SIZE, "pcnet32_probe_vlbus")) {
1526 /* check if there is really a pcnet chip on that ioaddr */
1527 if ((inb(ioaddr + 14) == 0x57) &&
1528 (inb(ioaddr + 15) == 0x57)) {
1529 pcnet32_probe1(ioaddr, 0, NULL);
1530 } else {
1531 release_region(ioaddr, PCNET32_TOTAL_SIZE);
1532 }
1533 }
1534 }
1535 }
1536
1537 static int
1538 pcnet32_probe_pci(struct pci_dev *pdev, const struct pci_device_id *ent)
1539 {
1540 unsigned long ioaddr;
1541 int err;
1542
1543 err = pci_enable_device(pdev);
1544 if (err < 0) {
1545 if (pcnet32_debug & NETIF_MSG_PROBE)
1546 pr_err("failed to enable device -- err=%d\n", err);
1547 return err;
1548 }
1549 pci_set_master(pdev);
1550
1551 ioaddr = pci_resource_start(pdev, 0);
1552 if (!ioaddr) {
1553 if (pcnet32_debug & NETIF_MSG_PROBE)
1554 pr_err("card has no PCI IO resources, aborting\n");
1555 err = -ENODEV;
1556 goto err_disable_dev;
1557 }
1558
1559 err = pci_set_dma_mask(pdev, PCNET32_DMA_MASK);
1560 if (err) {
1561 if (pcnet32_debug & NETIF_MSG_PROBE)
1562 pr_err("architecture does not support 32bit PCI busmaster DMA\n");
1563 goto err_disable_dev;
1564 }
1565 if (!request_region(ioaddr, PCNET32_TOTAL_SIZE, "pcnet32_probe_pci")) {
1566 if (pcnet32_debug & NETIF_MSG_PROBE)
1567 pr_err("io address range already allocated\n");
1568 err = -EBUSY;
1569 goto err_disable_dev;
1570 }
1571
1572 err = pcnet32_probe1(ioaddr, 1, pdev);
1573
1574 err_disable_dev:
1575 if (err < 0)
1576 pci_disable_device(pdev);
1577
1578 return err;
1579 }
1580
1581 static const struct net_device_ops pcnet32_netdev_ops = {
1582 .ndo_open = pcnet32_open,
1583 .ndo_stop = pcnet32_close,
1584 .ndo_start_xmit = pcnet32_start_xmit,
1585 .ndo_tx_timeout = pcnet32_tx_timeout,
1586 .ndo_get_stats = pcnet32_get_stats,
1587 .ndo_set_rx_mode = pcnet32_set_multicast_list,
1588 .ndo_do_ioctl = pcnet32_ioctl,
1589 .ndo_set_mac_address = eth_mac_addr,
1590 .ndo_validate_addr = eth_validate_addr,
1591 #ifdef CONFIG_NET_POLL_CONTROLLER
1592 .ndo_poll_controller = pcnet32_poll_controller,
1593 #endif
1594 };
1595
1596 /* pcnet32_probe1
1597 * Called from both pcnet32_probe_vlbus and pcnet_probe_pci.
1598 * pdev will be NULL when called from pcnet32_probe_vlbus.
1599 */
1600 static int
1601 pcnet32_probe1(unsigned long ioaddr, int shared, struct pci_dev *pdev)
1602 {
1603 struct pcnet32_private *lp;
1604 int i, media;
1605 int fdx, mii, fset, dxsuflo, sram;
1606 int chip_version;
1607 char *chipname;
1608 struct net_device *dev;
1609 const struct pcnet32_access *a = NULL;
1610 u8 promaddr[ETH_ALEN];
1611 int ret = -ENODEV;
1612
1613 /* reset the chip */
1614 pcnet32_wio_reset(ioaddr);
1615
1616 /* NOTE: 16-bit check is first, otherwise some older PCnet chips fail */
1617 if (pcnet32_wio_read_csr(ioaddr, 0) == 4 && pcnet32_wio_check(ioaddr)) {
1618 a = &pcnet32_wio;
1619 } else {
1620 pcnet32_dwio_reset(ioaddr);
1621 if (pcnet32_dwio_read_csr(ioaddr, 0) == 4 &&
1622 pcnet32_dwio_check(ioaddr)) {
1623 a = &pcnet32_dwio;
1624 } else {
1625 if (pcnet32_debug & NETIF_MSG_PROBE)
1626 pr_err("No access methods\n");
1627 goto err_release_region;
1628 }
1629 }
1630
1631 chip_version =
1632 a->read_csr(ioaddr, 88) | (a->read_csr(ioaddr, 89) << 16);
1633 if ((pcnet32_debug & NETIF_MSG_PROBE) && (pcnet32_debug & NETIF_MSG_HW))
1634 pr_info(" PCnet chip version is %#x\n", chip_version);
1635 if ((chip_version & 0xfff) != 0x003) {
1636 if (pcnet32_debug & NETIF_MSG_PROBE)
1637 pr_info("Unsupported chip version\n");
1638 goto err_release_region;
1639 }
1640
1641 /* initialize variables */
1642 fdx = mii = fset = dxsuflo = sram = 0;
1643 chip_version = (chip_version >> 12) & 0xffff;
1644
1645 switch (chip_version) {
1646 case 0x2420:
1647 chipname = "PCnet/PCI 79C970"; /* PCI */
1648 break;
1649 case 0x2430:
1650 if (shared)
1651 chipname = "PCnet/PCI 79C970"; /* 970 gives the wrong chip id back */
1652 else
1653 chipname = "PCnet/32 79C965"; /* 486/VL bus */
1654 break;
1655 case 0x2621:
1656 chipname = "PCnet/PCI II 79C970A"; /* PCI */
1657 fdx = 1;
1658 break;
1659 case 0x2623:
1660 chipname = "PCnet/FAST 79C971"; /* PCI */
1661 fdx = 1;
1662 mii = 1;
1663 fset = 1;
1664 break;
1665 case 0x2624:
1666 chipname = "PCnet/FAST+ 79C972"; /* PCI */
1667 fdx = 1;
1668 mii = 1;
1669 fset = 1;
1670 break;
1671 case 0x2625:
1672 chipname = "PCnet/FAST III 79C973"; /* PCI */
1673 fdx = 1;
1674 mii = 1;
1675 sram = 1;
1676 break;
1677 case 0x2626:
1678 chipname = "PCnet/Home 79C978"; /* PCI */
1679 fdx = 1;
1680 /*
1681 * This is based on specs published at www.amd.com. This section
1682 * assumes that a card with a 79C978 wants to go into standard
1683 * ethernet mode. The 79C978 can also go into 1Mb HomePNA mode,
1684 * and the module option homepna=1 can select this instead.
1685 */
1686 media = a->read_bcr(ioaddr, 49);
1687 media &= ~3; /* default to 10Mb ethernet */
1688 if (cards_found < MAX_UNITS && homepna[cards_found])
1689 media |= 1; /* switch to home wiring mode */
1690 if (pcnet32_debug & NETIF_MSG_PROBE)
1691 printk(KERN_DEBUG PFX "media set to %sMbit mode\n",
1692 (media & 1) ? "1" : "10");
1693 a->write_bcr(ioaddr, 49, media);
1694 break;
1695 case 0x2627:
1696 chipname = "PCnet/FAST III 79C975"; /* PCI */
1697 fdx = 1;
1698 mii = 1;
1699 sram = 1;
1700 break;
1701 case 0x2628:
1702 chipname = "PCnet/PRO 79C976";
1703 fdx = 1;
1704 mii = 1;
1705 break;
1706 default:
1707 if (pcnet32_debug & NETIF_MSG_PROBE)
1708 pr_info("PCnet version %#x, no PCnet32 chip\n",
1709 chip_version);
1710 goto err_release_region;
1711 }
1712
1713 /*
1714 * On selected chips turn on the BCR18:NOUFLO bit. This stops transmit
1715 * starting until the packet is loaded. Strike one for reliability, lose
1716 * one for latency - although on PCI this isn't a big loss. Older chips
1717 * have FIFO's smaller than a packet, so you can't do this.
1718 * Turn on BCR18:BurstRdEn and BCR18:BurstWrEn.
1719 */
1720
1721 if (fset) {
1722 a->write_bcr(ioaddr, 18, (a->read_bcr(ioaddr, 18) | 0x0860));
1723 a->write_csr(ioaddr, 80,
1724 (a->read_csr(ioaddr, 80) & 0x0C00) | 0x0c00);
1725 dxsuflo = 1;
1726 }
1727
1728 /*
1729 * The Am79C973/Am79C975 controllers come with 12K of SRAM
1730 * which we can use for the Tx/Rx buffers but most importantly,
1731 * the use of SRAM allow us to use the BCR18:NOUFLO bit to avoid
1732 * Tx fifo underflows.
1733 */
1734 if (sram) {
1735 /*
1736 * The SRAM is being configured in two steps. First we
1737 * set the SRAM size in the BCR25:SRAM_SIZE bits. According
1738 * to the datasheet, each bit corresponds to a 512-byte
1739 * page so we can have at most 24 pages. The SRAM_SIZE
1740 * holds the value of the upper 8 bits of the 16-bit SRAM size.
1741 * The low 8-bits start at 0x00 and end at 0xff. So the
1742 * address range is from 0x0000 up to 0x17ff. Therefore,
1743 * the SRAM_SIZE is set to 0x17. The next step is to set
1744 * the BCR26:SRAM_BND midway through so the Tx and Rx
1745 * buffers can share the SRAM equally.
1746 */
1747 a->write_bcr(ioaddr, 25, 0x17);
1748 a->write_bcr(ioaddr, 26, 0xc);
1749 /* And finally enable the NOUFLO bit */
1750 a->write_bcr(ioaddr, 18, a->read_bcr(ioaddr, 18) | (1 << 11));
1751 }
1752
1753 dev = alloc_etherdev(sizeof(*lp));
1754 if (!dev) {
1755 ret = -ENOMEM;
1756 goto err_release_region;
1757 }
1758
1759 if (pdev)
1760 SET_NETDEV_DEV(dev, &pdev->dev);
1761
1762 if (pcnet32_debug & NETIF_MSG_PROBE)
1763 pr_info("%s at %#3lx,", chipname, ioaddr);
1764
1765 /* In most chips, after a chip reset, the ethernet address is read from the
1766 * station address PROM at the base address and programmed into the
1767 * "Physical Address Registers" CSR12-14.
1768 * As a precautionary measure, we read the PROM values and complain if
1769 * they disagree with the CSRs. If they miscompare, and the PROM addr
1770 * is valid, then the PROM addr is used.
1771 */
1772 for (i = 0; i < 3; i++) {
1773 unsigned int val;
1774 val = a->read_csr(ioaddr, i + 12) & 0x0ffff;
1775 /* There may be endianness issues here. */
1776 dev->dev_addr[2 * i] = val & 0x0ff;
1777 dev->dev_addr[2 * i + 1] = (val >> 8) & 0x0ff;
1778 }
1779
1780 /* read PROM address and compare with CSR address */
1781 for (i = 0; i < ETH_ALEN; i++)
1782 promaddr[i] = inb(ioaddr + i);
1783
1784 if (!ether_addr_equal(promaddr, dev->dev_addr) ||
1785 !is_valid_ether_addr(dev->dev_addr)) {
1786 if (is_valid_ether_addr(promaddr)) {
1787 if (pcnet32_debug & NETIF_MSG_PROBE) {
1788 pr_cont(" warning: CSR address invalid,\n");
1789 pr_info(" using instead PROM address of");
1790 }
1791 memcpy(dev->dev_addr, promaddr, ETH_ALEN);
1792 }
1793 }
1794
1795 /* if the ethernet address is not valid, force to 00:00:00:00:00:00 */
1796 if (!is_valid_ether_addr(dev->dev_addr))
1797 eth_zero_addr(dev->dev_addr);
1798
1799 if (pcnet32_debug & NETIF_MSG_PROBE) {
1800 pr_cont(" %pM", dev->dev_addr);
1801
1802 /* Version 0x2623 and 0x2624 */
1803 if (((chip_version + 1) & 0xfffe) == 0x2624) {
1804 i = a->read_csr(ioaddr, 80) & 0x0C00; /* Check tx_start_pt */
1805 pr_info(" tx_start_pt(0x%04x):", i);
1806 switch (i >> 10) {
1807 case 0:
1808 pr_cont(" 20 bytes,");
1809 break;
1810 case 1:
1811 pr_cont(" 64 bytes,");
1812 break;
1813 case 2:
1814 pr_cont(" 128 bytes,");
1815 break;
1816 case 3:
1817 pr_cont("~220 bytes,");
1818 break;
1819 }
1820 i = a->read_bcr(ioaddr, 18); /* Check Burst/Bus control */
1821 pr_cont(" BCR18(%x):", i & 0xffff);
1822 if (i & (1 << 5))
1823 pr_cont("BurstWrEn ");
1824 if (i & (1 << 6))
1825 pr_cont("BurstRdEn ");
1826 if (i & (1 << 7))
1827 pr_cont("DWordIO ");
1828 if (i & (1 << 11))
1829 pr_cont("NoUFlow ");
1830 i = a->read_bcr(ioaddr, 25);
1831 pr_info(" SRAMSIZE=0x%04x,", i << 8);
1832 i = a->read_bcr(ioaddr, 26);
1833 pr_cont(" SRAM_BND=0x%04x,", i << 8);
1834 i = a->read_bcr(ioaddr, 27);
1835 if (i & (1 << 14))
1836 pr_cont("LowLatRx");
1837 }
1838 }
1839
1840 dev->base_addr = ioaddr;
1841 lp = netdev_priv(dev);
1842 /* pci_alloc_consistent returns page-aligned memory, so we do not have to check the alignment */
1843 lp->init_block = pci_alloc_consistent(pdev, sizeof(*lp->init_block),
1844 &lp->init_dma_addr);
1845 if (!lp->init_block) {
1846 if (pcnet32_debug & NETIF_MSG_PROBE)
1847 pr_err("Consistent memory allocation failed\n");
1848 ret = -ENOMEM;
1849 goto err_free_netdev;
1850 }
1851 lp->pci_dev = pdev;
1852
1853 lp->dev = dev;
1854
1855 spin_lock_init(&lp->lock);
1856
1857 lp->name = chipname;
1858 lp->shared_irq = shared;
1859 lp->tx_ring_size = TX_RING_SIZE; /* default tx ring size */
1860 lp->rx_ring_size = RX_RING_SIZE; /* default rx ring size */
1861 lp->tx_mod_mask = lp->tx_ring_size - 1;
1862 lp->rx_mod_mask = lp->rx_ring_size - 1;
1863 lp->tx_len_bits = (PCNET32_LOG_TX_BUFFERS << 12);
1864 lp->rx_len_bits = (PCNET32_LOG_RX_BUFFERS << 4);
1865 lp->mii_if.full_duplex = fdx;
1866 lp->mii_if.phy_id_mask = 0x1f;
1867 lp->mii_if.reg_num_mask = 0x1f;
1868 lp->dxsuflo = dxsuflo;
1869 lp->mii = mii;
1870 lp->chip_version = chip_version;
1871 lp->msg_enable = pcnet32_debug;
1872 if ((cards_found >= MAX_UNITS) ||
1873 (options[cards_found] >= sizeof(options_mapping)))
1874 lp->options = PCNET32_PORT_ASEL;
1875 else
1876 lp->options = options_mapping[options[cards_found]];
1877 /* force default port to TP on 79C970A so link detection can work */
1878 if (lp->chip_version == PCNET32_79C970A)
1879 lp->options = PCNET32_PORT_10BT;
1880 lp->mii_if.dev = dev;
1881 lp->mii_if.mdio_read = mdio_read;
1882 lp->mii_if.mdio_write = mdio_write;
1883
1884 /* napi.weight is used in both the napi and non-napi cases */
1885 lp->napi.weight = lp->rx_ring_size / 2;
1886
1887 netif_napi_add(dev, &lp->napi, pcnet32_poll, lp->rx_ring_size / 2);
1888
1889 if (fdx && !(lp->options & PCNET32_PORT_ASEL) &&
1890 ((cards_found >= MAX_UNITS) || full_duplex[cards_found]))
1891 lp->options |= PCNET32_PORT_FD;
1892
1893 lp->a = a;
1894
1895 /* prior to register_netdev, dev->name is not yet correct */
1896 if (pcnet32_alloc_ring(dev, pci_name(lp->pci_dev))) {
1897 ret = -ENOMEM;
1898 goto err_free_ring;
1899 }
1900 /* detect special T1/E1 WAN card by checking for MAC address */
1901 if (dev->dev_addr[0] == 0x00 && dev->dev_addr[1] == 0xe0 &&
1902 dev->dev_addr[2] == 0x75)
1903 lp->options = PCNET32_PORT_FD | PCNET32_PORT_GPSI;
1904
1905 lp->init_block->mode = cpu_to_le16(0x0003); /* Disable Rx and Tx. */
1906 lp->init_block->tlen_rlen =
1907 cpu_to_le16(lp->tx_len_bits | lp->rx_len_bits);
1908 for (i = 0; i < 6; i++)
1909 lp->init_block->phys_addr[i] = dev->dev_addr[i];
1910 lp->init_block->filter[0] = 0x00000000;
1911 lp->init_block->filter[1] = 0x00000000;
1912 lp->init_block->rx_ring = cpu_to_le32(lp->rx_ring_dma_addr);
1913 lp->init_block->tx_ring = cpu_to_le32(lp->tx_ring_dma_addr);
1914
1915 /* switch pcnet32 to 32bit mode */
1916 a->write_bcr(ioaddr, 20, 2);
1917
1918 a->write_csr(ioaddr, 1, (lp->init_dma_addr & 0xffff));
1919 a->write_csr(ioaddr, 2, (lp->init_dma_addr >> 16));
1920
1921 if (pdev) { /* use the IRQ provided by PCI */
1922 dev->irq = pdev->irq;
1923 if (pcnet32_debug & NETIF_MSG_PROBE)
1924 pr_cont(" assigned IRQ %d\n", dev->irq);
1925 } else {
1926 unsigned long irq_mask = probe_irq_on();
1927
1928 /*
1929 * To auto-IRQ we enable the initialization-done and DMA error
1930 * interrupts. For ISA boards we get a DMA error, but VLB and PCI
1931 * boards will work.
1932 */
1933 /* Trigger an initialization just for the interrupt. */
1934 a->write_csr(ioaddr, CSR0, CSR0_INTEN | CSR0_INIT);
1935 mdelay(1);
1936
1937 dev->irq = probe_irq_off(irq_mask);
1938 if (!dev->irq) {
1939 if (pcnet32_debug & NETIF_MSG_PROBE)
1940 pr_cont(", failed to detect IRQ line\n");
1941 ret = -ENODEV;
1942 goto err_free_ring;
1943 }
1944 if (pcnet32_debug & NETIF_MSG_PROBE)
1945 pr_cont(", probed IRQ %d\n", dev->irq);
1946 }
1947
1948 /* Set the mii phy_id so that we can query the link state */
1949 if (lp->mii) {
1950 /* lp->phycount and lp->phymask are set to 0 by memset above */
1951
1952 lp->mii_if.phy_id = ((lp->a->read_bcr(ioaddr, 33)) >> 5) & 0x1f;
1953 /* scan for PHYs */
1954 for (i = 0; i < PCNET32_MAX_PHYS; i++) {
1955 unsigned short id1, id2;
1956
1957 id1 = mdio_read(dev, i, MII_PHYSID1);
1958 if (id1 == 0xffff)
1959 continue;
1960 id2 = mdio_read(dev, i, MII_PHYSID2);
1961 if (id2 == 0xffff)
1962 continue;
1963 if (i == 31 && ((chip_version + 1) & 0xfffe) == 0x2624)
1964 continue; /* 79C971 & 79C972 have phantom phy at id 31 */
1965 lp->phycount++;
1966 lp->phymask |= (1 << i);
1967 lp->mii_if.phy_id = i;
1968 if (pcnet32_debug & NETIF_MSG_PROBE)
1969 pr_info("Found PHY %04x:%04x at address %d\n",
1970 id1, id2, i);
1971 }
1972 lp->a->write_bcr(ioaddr, 33, (lp->mii_if.phy_id) << 5);
1973 if (lp->phycount > 1)
1974 lp->options |= PCNET32_PORT_MII;
1975 }
1976
1977 timer_setup(&lp->watchdog_timer, pcnet32_watchdog, 0);
1978
1979 /* The PCNET32-specific entries in the device structure. */
1980 dev->netdev_ops = &pcnet32_netdev_ops;
1981 dev->ethtool_ops = &pcnet32_ethtool_ops;
1982 dev->watchdog_timeo = (5 * HZ);
1983
1984 /* Fill in the generic fields of the device structure. */
1985 if (register_netdev(dev))
1986 goto err_free_ring;
1987
1988 if (pdev) {
1989 pci_set_drvdata(pdev, dev);
1990 } else {
1991 lp->next = pcnet32_dev;
1992 pcnet32_dev = dev;
1993 }
1994
1995 if (pcnet32_debug & NETIF_MSG_PROBE)
1996 pr_info("%s: registered as %s\n", dev->name, lp->name);
1997 cards_found++;
1998
1999 /* enable LED writes */
2000 a->write_bcr(ioaddr, 2, a->read_bcr(ioaddr, 2) | 0x1000);
2001
2002 return 0;
2003
2004 err_free_ring:
2005 pcnet32_free_ring(dev);
2006 pci_free_consistent(lp->pci_dev, sizeof(*lp->init_block),
2007 lp->init_block, lp->init_dma_addr);
2008 err_free_netdev:
2009 free_netdev(dev);
2010 err_release_region:
2011 release_region(ioaddr, PCNET32_TOTAL_SIZE);
2012 return ret;
2013 }
2014
2015 /* if any allocation fails, caller must also call pcnet32_free_ring */
2016 static int pcnet32_alloc_ring(struct net_device *dev, const char *name)
2017 {
2018 struct pcnet32_private *lp = netdev_priv(dev);
2019
2020 lp->tx_ring = pci_alloc_consistent(lp->pci_dev,
2021 sizeof(struct pcnet32_tx_head) *
2022 lp->tx_ring_size,
2023 &lp->tx_ring_dma_addr);
2024 if (lp->tx_ring == NULL) {
2025 netif_err(lp, drv, dev, "Consistent memory allocation failed\n");
2026 return -ENOMEM;
2027 }
2028
2029 lp->rx_ring = pci_alloc_consistent(lp->pci_dev,
2030 sizeof(struct pcnet32_rx_head) *
2031 lp->rx_ring_size,
2032 &lp->rx_ring_dma_addr);
2033 if (lp->rx_ring == NULL) {
2034 netif_err(lp, drv, dev, "Consistent memory allocation failed\n");
2035 return -ENOMEM;
2036 }
2037
2038 lp->tx_dma_addr = kcalloc(lp->tx_ring_size, sizeof(dma_addr_t),
2039 GFP_KERNEL);
2040 if (!lp->tx_dma_addr)
2041 return -ENOMEM;
2042
2043 lp->rx_dma_addr = kcalloc(lp->rx_ring_size, sizeof(dma_addr_t),
2044 GFP_KERNEL);
2045 if (!lp->rx_dma_addr)
2046 return -ENOMEM;
2047
2048 lp->tx_skbuff = kcalloc(lp->tx_ring_size, sizeof(struct sk_buff *),
2049 GFP_KERNEL);
2050 if (!lp->tx_skbuff)
2051 return -ENOMEM;
2052
2053 lp->rx_skbuff = kcalloc(lp->rx_ring_size, sizeof(struct sk_buff *),
2054 GFP_KERNEL);
2055 if (!lp->rx_skbuff)
2056 return -ENOMEM;
2057
2058 return 0;
2059 }
2060
2061 static void pcnet32_free_ring(struct net_device *dev)
2062 {
2063 struct pcnet32_private *lp = netdev_priv(dev);
2064
2065 kfree(lp->tx_skbuff);
2066 lp->tx_skbuff = NULL;
2067
2068 kfree(lp->rx_skbuff);
2069 lp->rx_skbuff = NULL;
2070
2071 kfree(lp->tx_dma_addr);
2072 lp->tx_dma_addr = NULL;
2073
2074 kfree(lp->rx_dma_addr);
2075 lp->rx_dma_addr = NULL;
2076
2077 if (lp->tx_ring) {
2078 pci_free_consistent(lp->pci_dev,
2079 sizeof(struct pcnet32_tx_head) *
2080 lp->tx_ring_size, lp->tx_ring,
2081 lp->tx_ring_dma_addr);
2082 lp->tx_ring = NULL;
2083 }
2084
2085 if (lp->rx_ring) {
2086 pci_free_consistent(lp->pci_dev,
2087 sizeof(struct pcnet32_rx_head) *
2088 lp->rx_ring_size, lp->rx_ring,
2089 lp->rx_ring_dma_addr);
2090 lp->rx_ring = NULL;
2091 }
2092 }
2093
2094 static int pcnet32_open(struct net_device *dev)
2095 {
2096 struct pcnet32_private *lp = netdev_priv(dev);
2097 struct pci_dev *pdev = lp->pci_dev;
2098 unsigned long ioaddr = dev->base_addr;
2099 u16 val;
2100 int i;
2101 int rc;
2102 unsigned long flags;
2103
2104 if (request_irq(dev->irq, pcnet32_interrupt,
2105 lp->shared_irq ? IRQF_SHARED : 0, dev->name,
2106 (void *)dev)) {
2107 return -EAGAIN;
2108 }
2109
2110 spin_lock_irqsave(&lp->lock, flags);
2111 /* Check for a valid station address */
2112 if (!is_valid_ether_addr(dev->dev_addr)) {
2113 rc = -EINVAL;
2114 goto err_free_irq;
2115 }
2116
2117 /* Reset the PCNET32 */
2118 lp->a->reset(ioaddr);
2119
2120 /* switch pcnet32 to 32bit mode */
2121 lp->a->write_bcr(ioaddr, 20, 2);
2122
2123 netif_printk(lp, ifup, KERN_DEBUG, dev,
2124 "%s() irq %d tx/rx rings %#x/%#x init %#x\n",
2125 __func__, dev->irq, (u32) (lp->tx_ring_dma_addr),
2126 (u32) (lp->rx_ring_dma_addr),
2127 (u32) (lp->init_dma_addr));
2128
2129 lp->autoneg = !!(lp->options & PCNET32_PORT_ASEL);
2130 lp->port_tp = !!(lp->options & PCNET32_PORT_10BT);
2131 lp->fdx = !!(lp->options & PCNET32_PORT_FD);
2132
2133 /* set/reset autoselect bit */
2134 val = lp->a->read_bcr(ioaddr, 2) & ~2;
2135 if (lp->options & PCNET32_PORT_ASEL)
2136 val |= 2;
2137 lp->a->write_bcr(ioaddr, 2, val);
2138
2139 /* handle full duplex setting */
2140 if (lp->mii_if.full_duplex) {
2141 val = lp->a->read_bcr(ioaddr, 9) & ~3;
2142 if (lp->options & PCNET32_PORT_FD) {
2143 val |= 1;
2144 if (lp->options == (PCNET32_PORT_FD | PCNET32_PORT_AUI))
2145 val |= 2;
2146 } else if (lp->options & PCNET32_PORT_ASEL) {
2147 /* workaround of xSeries250, turn on for 79C975 only */
2148 if (lp->chip_version == 0x2627)
2149 val |= 3;
2150 }
2151 lp->a->write_bcr(ioaddr, 9, val);
2152 }
2153
2154 /* set/reset GPSI bit in test register */
2155 val = lp->a->read_csr(ioaddr, 124) & ~0x10;
2156 if ((lp->options & PCNET32_PORT_PORTSEL) == PCNET32_PORT_GPSI)
2157 val |= 0x10;
2158 lp->a->write_csr(ioaddr, 124, val);
2159
2160 /* Allied Telesyn AT 2700/2701 FX are 100Mbit only and do not negotiate */
2161 if (pdev && pdev->subsystem_vendor == PCI_VENDOR_ID_AT &&
2162 (pdev->subsystem_device == PCI_SUBDEVICE_ID_AT_2700FX ||
2163 pdev->subsystem_device == PCI_SUBDEVICE_ID_AT_2701FX)) {
2164 if (lp->options & PCNET32_PORT_ASEL) {
2165 lp->options = PCNET32_PORT_FD | PCNET32_PORT_100;
2166 netif_printk(lp, link, KERN_DEBUG, dev,
2167 "Setting 100Mb-Full Duplex\n");
2168 }
2169 }
2170 if (lp->phycount < 2) {
2171 /*
2172 * 24 Jun 2004 according AMD, in order to change the PHY,
2173 * DANAS (or DISPM for 79C976) must be set; then select the speed,
2174 * duplex, and/or enable auto negotiation, and clear DANAS
2175 */
2176 if (lp->mii && !(lp->options & PCNET32_PORT_ASEL)) {
2177 lp->a->write_bcr(ioaddr, 32,
2178 lp->a->read_bcr(ioaddr, 32) | 0x0080);
2179 /* disable Auto Negotiation, set 10Mpbs, HD */
2180 val = lp->a->read_bcr(ioaddr, 32) & ~0xb8;
2181 if (lp->options & PCNET32_PORT_FD)
2182 val |= 0x10;
2183 if (lp->options & PCNET32_PORT_100)
2184 val |= 0x08;
2185 lp->a->write_bcr(ioaddr, 32, val);
2186 } else {
2187 if (lp->options & PCNET32_PORT_ASEL) {
2188 lp->a->write_bcr(ioaddr, 32,
2189 lp->a->read_bcr(ioaddr,
2190 32) | 0x0080);
2191 /* enable auto negotiate, setup, disable fd */
2192 val = lp->a->read_bcr(ioaddr, 32) & ~0x98;
2193 val |= 0x20;
2194 lp->a->write_bcr(ioaddr, 32, val);
2195 }
2196 }
2197 } else {
2198 int first_phy = -1;
2199 u16 bmcr;
2200 u32 bcr9;
2201 struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
2202
2203 /*
2204 * There is really no good other way to handle multiple PHYs
2205 * other than turning off all automatics
2206 */
2207 val = lp->a->read_bcr(ioaddr, 2);
2208 lp->a->write_bcr(ioaddr, 2, val & ~2);
2209 val = lp->a->read_bcr(ioaddr, 32);
2210 lp->a->write_bcr(ioaddr, 32, val & ~(1 << 7)); /* stop MII manager */
2211
2212 if (!(lp->options & PCNET32_PORT_ASEL)) {
2213 /* setup ecmd */
2214 ecmd.port = PORT_MII;
2215 ecmd.transceiver = XCVR_INTERNAL;
2216 ecmd.autoneg = AUTONEG_DISABLE;
2217 ethtool_cmd_speed_set(&ecmd,
2218 (lp->options & PCNET32_PORT_100) ?
2219 SPEED_100 : SPEED_10);
2220 bcr9 = lp->a->read_bcr(ioaddr, 9);
2221
2222 if (lp->options & PCNET32_PORT_FD) {
2223 ecmd.duplex = DUPLEX_FULL;
2224 bcr9 |= (1 << 0);
2225 } else {
2226 ecmd.duplex = DUPLEX_HALF;
2227 bcr9 |= ~(1 << 0);
2228 }
2229 lp->a->write_bcr(ioaddr, 9, bcr9);
2230 }
2231
2232 for (i = 0; i < PCNET32_MAX_PHYS; i++) {
2233 if (lp->phymask & (1 << i)) {
2234 /* isolate all but the first PHY */
2235 bmcr = mdio_read(dev, i, MII_BMCR);
2236 if (first_phy == -1) {
2237 first_phy = i;
2238 mdio_write(dev, i, MII_BMCR,
2239 bmcr & ~BMCR_ISOLATE);
2240 } else {
2241 mdio_write(dev, i, MII_BMCR,
2242 bmcr | BMCR_ISOLATE);
2243 }
2244 /* use mii_ethtool_sset to setup PHY */
2245 lp->mii_if.phy_id = i;
2246 ecmd.phy_address = i;
2247 if (lp->options & PCNET32_PORT_ASEL) {
2248 mii_ethtool_gset(&lp->mii_if, &ecmd);
2249 ecmd.autoneg = AUTONEG_ENABLE;
2250 }
2251 mii_ethtool_sset(&lp->mii_if, &ecmd);
2252 }
2253 }
2254 lp->mii_if.phy_id = first_phy;
2255 netif_info(lp, link, dev, "Using PHY number %d\n", first_phy);
2256 }
2257
2258 #ifdef DO_DXSUFLO
2259 if (lp->dxsuflo) { /* Disable transmit stop on underflow */
2260 val = lp->a->read_csr(ioaddr, CSR3);
2261 val |= 0x40;
2262 lp->a->write_csr(ioaddr, CSR3, val);
2263 }
2264 #endif
2265
2266 lp->init_block->mode =
2267 cpu_to_le16((lp->options & PCNET32_PORT_PORTSEL) << 7);
2268 pcnet32_load_multicast(dev);
2269
2270 if (pcnet32_init_ring(dev)) {
2271 rc = -ENOMEM;
2272 goto err_free_ring;
2273 }
2274
2275 napi_enable(&lp->napi);
2276
2277 /* Re-initialize the PCNET32, and start it when done. */
2278 lp->a->write_csr(ioaddr, 1, (lp->init_dma_addr & 0xffff));
2279 lp->a->write_csr(ioaddr, 2, (lp->init_dma_addr >> 16));
2280
2281 lp->a->write_csr(ioaddr, CSR4, 0x0915); /* auto tx pad */
2282 lp->a->write_csr(ioaddr, CSR0, CSR0_INIT);
2283
2284 netif_start_queue(dev);
2285
2286 if (lp->chip_version >= PCNET32_79C970A) {
2287 /* Print the link status and start the watchdog */
2288 pcnet32_check_media(dev, 1);
2289 mod_timer(&lp->watchdog_timer, PCNET32_WATCHDOG_TIMEOUT);
2290 }
2291
2292 i = 0;
2293 while (i++ < 100)
2294 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_IDON)
2295 break;
2296 /*
2297 * We used to clear the InitDone bit, 0x0100, here but Mark Stockton
2298 * reports that doing so triggers a bug in the '974.
2299 */
2300 lp->a->write_csr(ioaddr, CSR0, CSR0_NORMAL);
2301
2302 netif_printk(lp, ifup, KERN_DEBUG, dev,
2303 "pcnet32 open after %d ticks, init block %#x csr0 %4.4x\n",
2304 i,
2305 (u32) (lp->init_dma_addr),
2306 lp->a->read_csr(ioaddr, CSR0));
2307
2308 spin_unlock_irqrestore(&lp->lock, flags);
2309
2310 return 0; /* Always succeed */
2311
2312 err_free_ring:
2313 /* free any allocated skbuffs */
2314 pcnet32_purge_rx_ring(dev);
2315
2316 /*
2317 * Switch back to 16bit mode to avoid problems with dumb
2318 * DOS packet driver after a warm reboot
2319 */
2320 lp->a->write_bcr(ioaddr, 20, 4);
2321
2322 err_free_irq:
2323 spin_unlock_irqrestore(&lp->lock, flags);
2324 free_irq(dev->irq, dev);
2325 return rc;
2326 }
2327
2328 /*
2329 * The LANCE has been halted for one reason or another (busmaster memory
2330 * arbitration error, Tx FIFO underflow, driver stopped it to reconfigure,
2331 * etc.). Modern LANCE variants always reload their ring-buffer
2332 * configuration when restarted, so we must reinitialize our ring
2333 * context before restarting. As part of this reinitialization,
2334 * find all packets still on the Tx ring and pretend that they had been
2335 * sent (in effect, drop the packets on the floor) - the higher-level
2336 * protocols will time out and retransmit. It'd be better to shuffle
2337 * these skbs to a temp list and then actually re-Tx them after
2338 * restarting the chip, but I'm too lazy to do so right now. dplatt@3do.com
2339 */
2340
2341 static void pcnet32_purge_tx_ring(struct net_device *dev)
2342 {
2343 struct pcnet32_private *lp = netdev_priv(dev);
2344 int i;
2345
2346 for (i = 0; i < lp->tx_ring_size; i++) {
2347 lp->tx_ring[i].status = 0; /* CPU owns buffer */
2348 wmb(); /* Make sure adapter sees owner change */
2349 if (lp->tx_skbuff[i]) {
2350 if (!pci_dma_mapping_error(lp->pci_dev,
2351 lp->tx_dma_addr[i]))
2352 pci_unmap_single(lp->pci_dev,
2353 lp->tx_dma_addr[i],
2354 lp->tx_skbuff[i]->len,
2355 PCI_DMA_TODEVICE);
2356 dev_kfree_skb_any(lp->tx_skbuff[i]);
2357 }
2358 lp->tx_skbuff[i] = NULL;
2359 lp->tx_dma_addr[i] = 0;
2360 }
2361 }
2362
2363 /* Initialize the PCNET32 Rx and Tx rings. */
2364 static int pcnet32_init_ring(struct net_device *dev)
2365 {
2366 struct pcnet32_private *lp = netdev_priv(dev);
2367 int i;
2368
2369 lp->tx_full = 0;
2370 lp->cur_rx = lp->cur_tx = 0;
2371 lp->dirty_rx = lp->dirty_tx = 0;
2372
2373 for (i = 0; i < lp->rx_ring_size; i++) {
2374 struct sk_buff *rx_skbuff = lp->rx_skbuff[i];
2375 if (rx_skbuff == NULL) {
2376 lp->rx_skbuff[i] = netdev_alloc_skb(dev, PKT_BUF_SKB);
2377 rx_skbuff = lp->rx_skbuff[i];
2378 if (!rx_skbuff) {
2379 /* there is not much we can do at this point */
2380 netif_err(lp, drv, dev, "%s netdev_alloc_skb failed\n",
2381 __func__);
2382 return -1;
2383 }
2384 skb_reserve(rx_skbuff, NET_IP_ALIGN);
2385 }
2386
2387 rmb();
2388 if (lp->rx_dma_addr[i] == 0) {
2389 lp->rx_dma_addr[i] =
2390 pci_map_single(lp->pci_dev, rx_skbuff->data,
2391 PKT_BUF_SIZE, PCI_DMA_FROMDEVICE);
2392 if (pci_dma_mapping_error(lp->pci_dev,
2393 lp->rx_dma_addr[i])) {
2394 /* there is not much we can do at this point */
2395 netif_err(lp, drv, dev,
2396 "%s pci dma mapping error\n",
2397 __func__);
2398 return -1;
2399 }
2400 }
2401 lp->rx_ring[i].base = cpu_to_le32(lp->rx_dma_addr[i]);
2402 lp->rx_ring[i].buf_length = cpu_to_le16(NEG_BUF_SIZE);
2403 wmb(); /* Make sure owner changes after all others are visible */
2404 lp->rx_ring[i].status = cpu_to_le16(0x8000);
2405 }
2406 /* The Tx buffer address is filled in as needed, but we do need to clear
2407 * the upper ownership bit. */
2408 for (i = 0; i < lp->tx_ring_size; i++) {
2409 lp->tx_ring[i].status = 0; /* CPU owns buffer */
2410 wmb(); /* Make sure adapter sees owner change */
2411 lp->tx_ring[i].base = 0;
2412 lp->tx_dma_addr[i] = 0;
2413 }
2414
2415 lp->init_block->tlen_rlen =
2416 cpu_to_le16(lp->tx_len_bits | lp->rx_len_bits);
2417 for (i = 0; i < 6; i++)
2418 lp->init_block->phys_addr[i] = dev->dev_addr[i];
2419 lp->init_block->rx_ring = cpu_to_le32(lp->rx_ring_dma_addr);
2420 lp->init_block->tx_ring = cpu_to_le32(lp->tx_ring_dma_addr);
2421 wmb(); /* Make sure all changes are visible */
2422 return 0;
2423 }
2424
2425 /* the pcnet32 has been issued a stop or reset. Wait for the stop bit
2426 * then flush the pending transmit operations, re-initialize the ring,
2427 * and tell the chip to initialize.
2428 */
2429 static void pcnet32_restart(struct net_device *dev, unsigned int csr0_bits)
2430 {
2431 struct pcnet32_private *lp = netdev_priv(dev);
2432 unsigned long ioaddr = dev->base_addr;
2433 int i;
2434
2435 /* wait for stop */
2436 for (i = 0; i < 100; i++)
2437 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_STOP)
2438 break;
2439
2440 if (i >= 100)
2441 netif_err(lp, drv, dev, "%s timed out waiting for stop\n",
2442 __func__);
2443
2444 pcnet32_purge_tx_ring(dev);
2445 if (pcnet32_init_ring(dev))
2446 return;
2447
2448 /* ReInit Ring */
2449 lp->a->write_csr(ioaddr, CSR0, CSR0_INIT);
2450 i = 0;
2451 while (i++ < 1000)
2452 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_IDON)
2453 break;
2454
2455 lp->a->write_csr(ioaddr, CSR0, csr0_bits);
2456 }
2457
2458 static void pcnet32_tx_timeout(struct net_device *dev, unsigned int txqueue)
2459 {
2460 struct pcnet32_private *lp = netdev_priv(dev);
2461 unsigned long ioaddr = dev->base_addr, flags;
2462
2463 spin_lock_irqsave(&lp->lock, flags);
2464 /* Transmitter timeout, serious problems. */
2465 if (pcnet32_debug & NETIF_MSG_DRV)
2466 pr_err("%s: transmit timed out, status %4.4x, resetting\n",
2467 dev->name, lp->a->read_csr(ioaddr, CSR0));
2468 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
2469 dev->stats.tx_errors++;
2470 if (netif_msg_tx_err(lp)) {
2471 int i;
2472 printk(KERN_DEBUG
2473 " Ring data dump: dirty_tx %d cur_tx %d%s cur_rx %d.",
2474 lp->dirty_tx, lp->cur_tx, lp->tx_full ? " (full)" : "",
2475 lp->cur_rx);
2476 for (i = 0; i < lp->rx_ring_size; i++)
2477 printk("%s %08x %04x %08x %04x", i & 1 ? "" : "\n ",
2478 le32_to_cpu(lp->rx_ring[i].base),
2479 (-le16_to_cpu(lp->rx_ring[i].buf_length)) &
2480 0xffff, le32_to_cpu(lp->rx_ring[i].msg_length),
2481 le16_to_cpu(lp->rx_ring[i].status));
2482 for (i = 0; i < lp->tx_ring_size; i++)
2483 printk("%s %08x %04x %08x %04x", i & 1 ? "" : "\n ",
2484 le32_to_cpu(lp->tx_ring[i].base),
2485 (-le16_to_cpu(lp->tx_ring[i].length)) & 0xffff,
2486 le32_to_cpu(lp->tx_ring[i].misc),
2487 le16_to_cpu(lp->tx_ring[i].status));
2488 printk("\n");
2489 }
2490 pcnet32_restart(dev, CSR0_NORMAL);
2491
2492 netif_trans_update(dev); /* prevent tx timeout */
2493 netif_wake_queue(dev);
2494
2495 spin_unlock_irqrestore(&lp->lock, flags);
2496 }
2497
2498 static netdev_tx_t pcnet32_start_xmit(struct sk_buff *skb,
2499 struct net_device *dev)
2500 {
2501 struct pcnet32_private *lp = netdev_priv(dev);
2502 unsigned long ioaddr = dev->base_addr;
2503 u16 status;
2504 int entry;
2505 unsigned long flags;
2506
2507 spin_lock_irqsave(&lp->lock, flags);
2508
2509 netif_printk(lp, tx_queued, KERN_DEBUG, dev,
2510 "%s() called, csr0 %4.4x\n",
2511 __func__, lp->a->read_csr(ioaddr, CSR0));
2512
2513 /* Default status -- will not enable Successful-TxDone
2514 * interrupt when that option is available to us.
2515 */
2516 status = 0x8300;
2517
2518 /* Fill in a Tx ring entry */
2519
2520 /* Mask to ring buffer boundary. */
2521 entry = lp->cur_tx & lp->tx_mod_mask;
2522
2523 /* Caution: the write order is important here, set the status
2524 * with the "ownership" bits last. */
2525
2526 lp->tx_ring[entry].length = cpu_to_le16(-skb->len);
2527
2528 lp->tx_ring[entry].misc = 0x00000000;
2529
2530 lp->tx_dma_addr[entry] =
2531 pci_map_single(lp->pci_dev, skb->data, skb->len, PCI_DMA_TODEVICE);
2532 if (pci_dma_mapping_error(lp->pci_dev, lp->tx_dma_addr[entry])) {
2533 dev_kfree_skb_any(skb);
2534 dev->stats.tx_dropped++;
2535 goto drop_packet;
2536 }
2537 lp->tx_skbuff[entry] = skb;
2538 lp->tx_ring[entry].base = cpu_to_le32(lp->tx_dma_addr[entry]);
2539 wmb(); /* Make sure owner changes after all others are visible */
2540 lp->tx_ring[entry].status = cpu_to_le16(status);
2541
2542 lp->cur_tx++;
2543 dev->stats.tx_bytes += skb->len;
2544
2545 /* Trigger an immediate send poll. */
2546 lp->a->write_csr(ioaddr, CSR0, CSR0_INTEN | CSR0_TXPOLL);
2547
2548 if (lp->tx_ring[(entry + 1) & lp->tx_mod_mask].base != 0) {
2549 lp->tx_full = 1;
2550 netif_stop_queue(dev);
2551 }
2552 drop_packet:
2553 spin_unlock_irqrestore(&lp->lock, flags);
2554 return NETDEV_TX_OK;
2555 }
2556
2557 /* The PCNET32 interrupt handler. */
2558 static irqreturn_t
2559 pcnet32_interrupt(int irq, void *dev_id)
2560 {
2561 struct net_device *dev = dev_id;
2562 struct pcnet32_private *lp;
2563 unsigned long ioaddr;
2564 u16 csr0;
2565 int boguscnt = max_interrupt_work;
2566
2567 ioaddr = dev->base_addr;
2568 lp = netdev_priv(dev);
2569
2570 spin_lock(&lp->lock);
2571
2572 csr0 = lp->a->read_csr(ioaddr, CSR0);
2573 while ((csr0 & 0x8f00) && --boguscnt >= 0) {
2574 if (csr0 == 0xffff)
2575 break; /* PCMCIA remove happened */
2576 /* Acknowledge all of the current interrupt sources ASAP. */
2577 lp->a->write_csr(ioaddr, CSR0, csr0 & ~0x004f);
2578
2579 netif_printk(lp, intr, KERN_DEBUG, dev,
2580 "interrupt csr0=%#2.2x new csr=%#2.2x\n",
2581 csr0, lp->a->read_csr(ioaddr, CSR0));
2582
2583 /* Log misc errors. */
2584 if (csr0 & 0x4000)
2585 dev->stats.tx_errors++; /* Tx babble. */
2586 if (csr0 & 0x1000) {
2587 /*
2588 * This happens when our receive ring is full. This
2589 * shouldn't be a problem as we will see normal rx
2590 * interrupts for the frames in the receive ring. But
2591 * there are some PCI chipsets (I can reproduce this
2592 * on SP3G with Intel saturn chipset) which have
2593 * sometimes problems and will fill up the receive
2594 * ring with error descriptors. In this situation we
2595 * don't get a rx interrupt, but a missed frame
2596 * interrupt sooner or later.
2597 */
2598 dev->stats.rx_errors++; /* Missed a Rx frame. */
2599 }
2600 if (csr0 & 0x0800) {
2601 netif_err(lp, drv, dev, "Bus master arbitration failure, status %4.4x\n",
2602 csr0);
2603 /* unlike for the lance, there is no restart needed */
2604 }
2605 if (napi_schedule_prep(&lp->napi)) {
2606 u16 val;
2607 /* set interrupt masks */
2608 val = lp->a->read_csr(ioaddr, CSR3);
2609 val |= 0x5f00;
2610 lp->a->write_csr(ioaddr, CSR3, val);
2611
2612 __napi_schedule(&lp->napi);
2613 break;
2614 }
2615 csr0 = lp->a->read_csr(ioaddr, CSR0);
2616 }
2617
2618 netif_printk(lp, intr, KERN_DEBUG, dev,
2619 "exiting interrupt, csr0=%#4.4x\n",
2620 lp->a->read_csr(ioaddr, CSR0));
2621
2622 spin_unlock(&lp->lock);
2623
2624 return IRQ_HANDLED;
2625 }
2626
2627 static int pcnet32_close(struct net_device *dev)
2628 {
2629 unsigned long ioaddr = dev->base_addr;
2630 struct pcnet32_private *lp = netdev_priv(dev);
2631 unsigned long flags;
2632
2633 del_timer_sync(&lp->watchdog_timer);
2634
2635 netif_stop_queue(dev);
2636 napi_disable(&lp->napi);
2637
2638 spin_lock_irqsave(&lp->lock, flags);
2639
2640 dev->stats.rx_missed_errors = lp->a->read_csr(ioaddr, 112);
2641
2642 netif_printk(lp, ifdown, KERN_DEBUG, dev,
2643 "Shutting down ethercard, status was %2.2x\n",
2644 lp->a->read_csr(ioaddr, CSR0));
2645
2646 /* We stop the PCNET32 here -- it occasionally polls memory if we don't. */
2647 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
2648
2649 /*
2650 * Switch back to 16bit mode to avoid problems with dumb
2651 * DOS packet driver after a warm reboot
2652 */
2653 lp->a->write_bcr(ioaddr, 20, 4);
2654
2655 spin_unlock_irqrestore(&lp->lock, flags);
2656
2657 free_irq(dev->irq, dev);
2658
2659 spin_lock_irqsave(&lp->lock, flags);
2660
2661 pcnet32_purge_rx_ring(dev);
2662 pcnet32_purge_tx_ring(dev);
2663
2664 spin_unlock_irqrestore(&lp->lock, flags);
2665
2666 return 0;
2667 }
2668
2669 static struct net_device_stats *pcnet32_get_stats(struct net_device *dev)
2670 {
2671 struct pcnet32_private *lp = netdev_priv(dev);
2672 unsigned long ioaddr = dev->base_addr;
2673 unsigned long flags;
2674
2675 spin_lock_irqsave(&lp->lock, flags);
2676 dev->stats.rx_missed_errors = lp->a->read_csr(ioaddr, 112);
2677 spin_unlock_irqrestore(&lp->lock, flags);
2678
2679 return &dev->stats;
2680 }
2681
2682 /* taken from the sunlance driver, which it took from the depca driver */
2683 static void pcnet32_load_multicast(struct net_device *dev)
2684 {
2685 struct pcnet32_private *lp = netdev_priv(dev);
2686 volatile struct pcnet32_init_block *ib = lp->init_block;
2687 volatile __le16 *mcast_table = (__le16 *)ib->filter;
2688 struct netdev_hw_addr *ha;
2689 unsigned long ioaddr = dev->base_addr;
2690 int i;
2691 u32 crc;
2692
2693 /* set all multicast bits */
2694 if (dev->flags & IFF_ALLMULTI) {
2695 ib->filter[0] = cpu_to_le32(~0U);
2696 ib->filter[1] = cpu_to_le32(~0U);
2697 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER, 0xffff);
2698 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER+1, 0xffff);
2699 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER+2, 0xffff);
2700 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER+3, 0xffff);
2701 return;
2702 }
2703 /* clear the multicast filter */
2704 ib->filter[0] = 0;
2705 ib->filter[1] = 0;
2706
2707 /* Add addresses */
2708 netdev_for_each_mc_addr(ha, dev) {
2709 crc = ether_crc_le(6, ha->addr);
2710 crc = crc >> 26;
2711 mcast_table[crc >> 4] |= cpu_to_le16(1 << (crc & 0xf));
2712 }
2713 for (i = 0; i < 4; i++)
2714 lp->a->write_csr(ioaddr, PCNET32_MC_FILTER + i,
2715 le16_to_cpu(mcast_table[i]));
2716 }
2717
2718 /*
2719 * Set or clear the multicast filter for this adaptor.
2720 */
2721 static void pcnet32_set_multicast_list(struct net_device *dev)
2722 {
2723 unsigned long ioaddr = dev->base_addr, flags;
2724 struct pcnet32_private *lp = netdev_priv(dev);
2725 int csr15, suspended;
2726
2727 spin_lock_irqsave(&lp->lock, flags);
2728 suspended = pcnet32_suspend(dev, &flags, 0);
2729 csr15 = lp->a->read_csr(ioaddr, CSR15);
2730 if (dev->flags & IFF_PROMISC) {
2731 /* Log any net taps. */
2732 netif_info(lp, hw, dev, "Promiscuous mode enabled\n");
2733 lp->init_block->mode =
2734 cpu_to_le16(0x8000 | (lp->options & PCNET32_PORT_PORTSEL) <<
2735 7);
2736 lp->a->write_csr(ioaddr, CSR15, csr15 | 0x8000);
2737 } else {
2738 lp->init_block->mode =
2739 cpu_to_le16((lp->options & PCNET32_PORT_PORTSEL) << 7);
2740 lp->a->write_csr(ioaddr, CSR15, csr15 & 0x7fff);
2741 pcnet32_load_multicast(dev);
2742 }
2743
2744 if (suspended) {
2745 pcnet32_clr_suspend(lp, ioaddr);
2746 } else {
2747 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP);
2748 pcnet32_restart(dev, CSR0_NORMAL);
2749 netif_wake_queue(dev);
2750 }
2751
2752 spin_unlock_irqrestore(&lp->lock, flags);
2753 }
2754
2755 /* This routine assumes that the lp->lock is held */
2756 static int mdio_read(struct net_device *dev, int phy_id, int reg_num)
2757 {
2758 struct pcnet32_private *lp = netdev_priv(dev);
2759 unsigned long ioaddr = dev->base_addr;
2760 u16 val_out;
2761
2762 if (!lp->mii)
2763 return 0;
2764
2765 lp->a->write_bcr(ioaddr, 33, ((phy_id & 0x1f) << 5) | (reg_num & 0x1f));
2766 val_out = lp->a->read_bcr(ioaddr, 34);
2767
2768 return val_out;
2769 }
2770
2771 /* This routine assumes that the lp->lock is held */
2772 static void mdio_write(struct net_device *dev, int phy_id, int reg_num, int val)
2773 {
2774 struct pcnet32_private *lp = netdev_priv(dev);
2775 unsigned long ioaddr = dev->base_addr;
2776
2777 if (!lp->mii)
2778 return;
2779
2780 lp->a->write_bcr(ioaddr, 33, ((phy_id & 0x1f) << 5) | (reg_num & 0x1f));
2781 lp->a->write_bcr(ioaddr, 34, val);
2782 }
2783
2784 static int pcnet32_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2785 {
2786 struct pcnet32_private *lp = netdev_priv(dev);
2787 int rc;
2788 unsigned long flags;
2789
2790 /* SIOC[GS]MIIxxx ioctls */
2791 if (lp->mii) {
2792 spin_lock_irqsave(&lp->lock, flags);
2793 rc = generic_mii_ioctl(&lp->mii_if, if_mii(rq), cmd, NULL);
2794 spin_unlock_irqrestore(&lp->lock, flags);
2795 } else {
2796 rc = -EOPNOTSUPP;
2797 }
2798
2799 return rc;
2800 }
2801
2802 static int pcnet32_check_otherphy(struct net_device *dev)
2803 {
2804 struct pcnet32_private *lp = netdev_priv(dev);
2805 struct mii_if_info mii = lp->mii_if;
2806 u16 bmcr;
2807 int i;
2808
2809 for (i = 0; i < PCNET32_MAX_PHYS; i++) {
2810 if (i == lp->mii_if.phy_id)
2811 continue; /* skip active phy */
2812 if (lp->phymask & (1 << i)) {
2813 mii.phy_id = i;
2814 if (mii_link_ok(&mii)) {
2815 /* found PHY with active link */
2816 netif_info(lp, link, dev, "Using PHY number %d\n",
2817 i);
2818
2819 /* isolate inactive phy */
2820 bmcr =
2821 mdio_read(dev, lp->mii_if.phy_id, MII_BMCR);
2822 mdio_write(dev, lp->mii_if.phy_id, MII_BMCR,
2823 bmcr | BMCR_ISOLATE);
2824
2825 /* de-isolate new phy */
2826 bmcr = mdio_read(dev, i, MII_BMCR);
2827 mdio_write(dev, i, MII_BMCR,
2828 bmcr & ~BMCR_ISOLATE);
2829
2830 /* set new phy address */
2831 lp->mii_if.phy_id = i;
2832 return 1;
2833 }
2834 }
2835 }
2836 return 0;
2837 }
2838
2839 /*
2840 * Show the status of the media. Similar to mii_check_media however it
2841 * correctly shows the link speed for all (tested) pcnet32 variants.
2842 * Devices with no mii just report link state without speed.
2843 *
2844 * Caller is assumed to hold and release the lp->lock.
2845 */
2846
2847 static void pcnet32_check_media(struct net_device *dev, int verbose)
2848 {
2849 struct pcnet32_private *lp = netdev_priv(dev);
2850 int curr_link;
2851 int prev_link = netif_carrier_ok(dev) ? 1 : 0;
2852 u32 bcr9;
2853
2854 if (lp->mii) {
2855 curr_link = mii_link_ok(&lp->mii_if);
2856 } else if (lp->chip_version == PCNET32_79C970A) {
2857 ulong ioaddr = dev->base_addr; /* card base I/O address */
2858 /* only read link if port is set to TP */
2859 if (!lp->autoneg && lp->port_tp)
2860 curr_link = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
2861 else /* link always up for AUI port or port auto select */
2862 curr_link = 1;
2863 } else {
2864 ulong ioaddr = dev->base_addr; /* card base I/O address */
2865 curr_link = (lp->a->read_bcr(ioaddr, 4) != 0xc0);
2866 }
2867 if (!curr_link) {
2868 if (prev_link || verbose) {
2869 netif_carrier_off(dev);
2870 netif_info(lp, link, dev, "link down\n");
2871 }
2872 if (lp->phycount > 1) {
2873 curr_link = pcnet32_check_otherphy(dev);
2874 prev_link = 0;
2875 }
2876 } else if (verbose || !prev_link) {
2877 netif_carrier_on(dev);
2878 if (lp->mii) {
2879 if (netif_msg_link(lp)) {
2880 struct ethtool_cmd ecmd = {
2881 .cmd = ETHTOOL_GSET };
2882 mii_ethtool_gset(&lp->mii_if, &ecmd);
2883 netdev_info(dev, "link up, %uMbps, %s-duplex\n",
2884 ethtool_cmd_speed(&ecmd),
2885 (ecmd.duplex == DUPLEX_FULL)
2886 ? "full" : "half");
2887 }
2888 bcr9 = lp->a->read_bcr(dev->base_addr, 9);
2889 if ((bcr9 & (1 << 0)) != lp->mii_if.full_duplex) {
2890 if (lp->mii_if.full_duplex)
2891 bcr9 |= (1 << 0);
2892 else
2893 bcr9 &= ~(1 << 0);
2894 lp->a->write_bcr(dev->base_addr, 9, bcr9);
2895 }
2896 } else {
2897 netif_info(lp, link, dev, "link up\n");
2898 }
2899 }
2900 }
2901
2902 /*
2903 * Check for loss of link and link establishment.
2904 * Could possibly be changed to use mii_check_media instead.
2905 */
2906
2907 static void pcnet32_watchdog(struct timer_list *t)
2908 {
2909 struct pcnet32_private *lp = from_timer(lp, t, watchdog_timer);
2910 struct net_device *dev = lp->dev;
2911 unsigned long flags;
2912
2913 /* Print the link status if it has changed */
2914 spin_lock_irqsave(&lp->lock, flags);
2915 pcnet32_check_media(dev, 0);
2916 spin_unlock_irqrestore(&lp->lock, flags);
2917
2918 mod_timer(&lp->watchdog_timer, round_jiffies(PCNET32_WATCHDOG_TIMEOUT));
2919 }
2920
2921 static int pcnet32_pm_suspend(struct pci_dev *pdev, pm_message_t state)
2922 {
2923 struct net_device *dev = pci_get_drvdata(pdev);
2924
2925 if (netif_running(dev)) {
2926 netif_device_detach(dev);
2927 pcnet32_close(dev);
2928 }
2929 pci_save_state(pdev);
2930 pci_set_power_state(pdev, pci_choose_state(pdev, state));
2931 return 0;
2932 }
2933
2934 static int pcnet32_pm_resume(struct pci_dev *pdev)
2935 {
2936 struct net_device *dev = pci_get_drvdata(pdev);
2937
2938 pci_set_power_state(pdev, PCI_D0);
2939 pci_restore_state(pdev);
2940
2941 if (netif_running(dev)) {
2942 pcnet32_open(dev);
2943 netif_device_attach(dev);
2944 }
2945 return 0;
2946 }
2947
2948 static void pcnet32_remove_one(struct pci_dev *pdev)
2949 {
2950 struct net_device *dev = pci_get_drvdata(pdev);
2951
2952 if (dev) {
2953 struct pcnet32_private *lp = netdev_priv(dev);
2954
2955 unregister_netdev(dev);
2956 pcnet32_free_ring(dev);
2957 release_region(dev->base_addr, PCNET32_TOTAL_SIZE);
2958 pci_free_consistent(lp->pci_dev, sizeof(*lp->init_block),
2959 lp->init_block, lp->init_dma_addr);
2960 free_netdev(dev);
2961 pci_disable_device(pdev);
2962 }
2963 }
2964
2965 static struct pci_driver pcnet32_driver = {
2966 .name = DRV_NAME,
2967 .probe = pcnet32_probe_pci,
2968 .remove = pcnet32_remove_one,
2969 .id_table = pcnet32_pci_tbl,
2970 .suspend = pcnet32_pm_suspend,
2971 .resume = pcnet32_pm_resume,
2972 };
2973
2974 /* An additional parameter that may be passed in... */
2975 static int debug = -1;
2976 static int tx_start_pt = -1;
2977 static int pcnet32_have_pci;
2978
2979 module_param(debug, int, 0);
2980 MODULE_PARM_DESC(debug, DRV_NAME " debug level");
2981 module_param(max_interrupt_work, int, 0);
2982 MODULE_PARM_DESC(max_interrupt_work,
2983 DRV_NAME " maximum events handled per interrupt");
2984 module_param(rx_copybreak, int, 0);
2985 MODULE_PARM_DESC(rx_copybreak,
2986 DRV_NAME " copy breakpoint for copy-only-tiny-frames");
2987 module_param(tx_start_pt, int, 0);
2988 MODULE_PARM_DESC(tx_start_pt, DRV_NAME " transmit start point (0-3)");
2989 module_param(pcnet32vlb, int, 0);
2990 MODULE_PARM_DESC(pcnet32vlb, DRV_NAME " Vesa local bus (VLB) support (0/1)");
2991 module_param_array(options, int, NULL, 0);
2992 MODULE_PARM_DESC(options, DRV_NAME " initial option setting(s) (0-15)");
2993 module_param_array(full_duplex, int, NULL, 0);
2994 MODULE_PARM_DESC(full_duplex, DRV_NAME " full duplex setting(s) (1)");
2995 /* Module Parameter for HomePNA cards added by Patrick Simmons, 2004 */
2996 module_param_array(homepna, int, NULL, 0);
2997 MODULE_PARM_DESC(homepna,
2998 DRV_NAME
2999 " mode for 79C978 cards (1 for HomePNA, 0 for Ethernet, default Ethernet");
3000
3001 MODULE_AUTHOR("Thomas Bogendoerfer");
3002 MODULE_DESCRIPTION("Driver for PCnet32 and PCnetPCI based ethercards");
3003 MODULE_LICENSE("GPL");
3004
3005 #define PCNET32_MSG_DEFAULT (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK)
3006
3007 static int __init pcnet32_init_module(void)
3008 {
3009 pr_info("%s", version);
3010
3011 pcnet32_debug = netif_msg_init(debug, PCNET32_MSG_DEFAULT);
3012
3013 if ((tx_start_pt >= 0) && (tx_start_pt <= 3))
3014 tx_start = tx_start_pt;
3015
3016 /* find the PCI devices */
3017 if (!pci_register_driver(&pcnet32_driver))
3018 pcnet32_have_pci = 1;
3019
3020 /* should we find any remaining VLbus devices ? */
3021 if (pcnet32vlb)
3022 pcnet32_probe_vlbus(pcnet32_portlist);
3023
3024 if (cards_found && (pcnet32_debug & NETIF_MSG_PROBE))
3025 pr_info("%d cards_found\n", cards_found);
3026
3027 return (pcnet32_have_pci + cards_found) ? 0 : -ENODEV;
3028 }
3029
3030 static void __exit pcnet32_cleanup_module(void)
3031 {
3032 struct net_device *next_dev;
3033
3034 while (pcnet32_dev) {
3035 struct pcnet32_private *lp = netdev_priv(pcnet32_dev);
3036 next_dev = lp->next;
3037 unregister_netdev(pcnet32_dev);
3038 pcnet32_free_ring(pcnet32_dev);
3039 release_region(pcnet32_dev->base_addr, PCNET32_TOTAL_SIZE);
3040 pci_free_consistent(lp->pci_dev, sizeof(*lp->init_block),
3041 lp->init_block, lp->init_dma_addr);
3042 free_netdev(pcnet32_dev);
3043 pcnet32_dev = next_dev;
3044 }
3045
3046 if (pcnet32_have_pci)
3047 pci_unregister_driver(&pcnet32_driver);
3048 }
3049
3050 module_init(pcnet32_init_module);
3051 module_exit(pcnet32_cleanup_module);
3052
3053 /*
3054 * Local variables:
3055 * c-indent-level: 4
3056 * tab-width: 8
3057 * End:
3058 */
John Crispins staging tree